# E·XFL

## Altera - EP20K60EFC324-3N Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	196
Number of Gates	-
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	324-BGA
Supplier Device Package	324-FBGA (19x19)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k60efc324-3n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Flexible clock management circuitry with up to four phase-locked loops (PLLs)
  - Built-in low-skew clock tree
  - Up to eight global clock signals
  - ClockLock<sup>®</sup> feature reducing clock delay and skew
  - ClockBoost<sup>®</sup> feature providing clock multiplication and division
  - ClockShift<sup>TM</sup> programmable clock phase and delay shifting
- Powerful I/O features
  - Compliant with peripheral component interconnect Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2* for 3.3-V operation at 33 or 66 MHz and 32 or 64 bits
  - Support for high-speed external memories, including DDR SDRAM and ZBT SRAM (ZBT is a trademark of Integrated Device Technology, Inc.)
  - Bidirectional I/O performance  $(t_{CO} + t_{SU})$  up to 250 MHz
  - LVDS performance up to 840 Mbits per channel
  - Direct connection from I/O pins to local interconnect providing fast t<sub>CO</sub> and t<sub>SU</sub> times for complex logic
  - MultiVolt I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
  - Programmable clamp to V<sub>CCIO</sub>
  - Individual tri-state output enable control for each pin
  - Programmable output slew-rate control to reduce switching noise
  - Support for advanced I/O standards, including low-voltage differential signaling (LVDS), LVPECL, PCI-X, AGP, CTT, stubseries terminated logic (SSTL-3 and SSTL-2), Gunning transceiver logic plus (GTL+), and high-speed terminated logic (HSTL Class I)
  - Pull-up on I/O pins before and during configuration
- Advanced interconnect structure
  - Four-level hierarchical FastTrack<sup>®</sup> Interconnect structure providing fast, predictable interconnect delays
  - Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
  - Dedicated cascade chain that implements high-speed, high-fan-in logic functions (automatically used by software tools and megafunctions)
  - Interleaved local interconnect allows one LE to drive 29 other LEs through the fast local interconnect
- Advanced packaging options
  - Available in a variety of packages with 144 to 1,020 pins (see Tables 4 through 7)
  - FineLine BGA<sup>®</sup> packages maximize board space efficiency
- Advanced software support
  - Software design support and automatic place-and-route provided by the Altera<sup>®</sup> Quartus<sup>®</sup> II development system for

APEX 20K devices provide two dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals. These signals use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20K devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. APEX 20KE devices provide two additional dedicated clock pins, for a total of four dedicated clock pins.

## **MegaLAB Structure**

APEX 20K devices are constructed from a series of MegaLAB<sup>TM</sup> structures. Each MegaLAB structure contains a group of logic array blocks (LABs), one ESB, and a MegaLAB interconnect, which routes signals within the MegaLAB structure. The EP20K30E device has 10 LABs, EP20K60E through EP20K600E devices have 16 LABs, and the EP20K1000E and EP20K1500E devices have 24 LABs. Signals are routed between MegaLAB structures and I/O pins via the FastTrack Interconnect. In addition, edge LABs can be driven by I/O pins through the local interconnect. Figure 2 shows the MegaLAB structure.





Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

### Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higherorder bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB<sup>™</sup> structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.

The programmable register also supports an asynchronous clear function. Within the ESB, two asynchronous clears are generated from global signals and the local interconnect. Each macrocell can either choose between the two asynchronous clear signals or choose to not be cleared. Either of the two clear signals can be inverted within the ESB. Figure 15 shows the ESB control logic when implementing product-terms.




Figure 15. ESB Product-Term Mode Control Logic

(1) APEX 20KE devices have four dedicated clocks.

## Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 32 product terms to feed the macrocell OR logic directly, with two product terms provided by the macrocell and 30 parallel expanders provided by the neighboring macrocells in the ESB.

The Quartus II software Compiler can allocate up to 15 sets of up to two parallel expanders per set to the macrocells automatically. Each set of two parallel expanders incurs a small, incremental timing delay. Figure 16 shows the APEX 20K parallel expanders.

## **Read/Write Clock Mode**


The read/write clock mode contains two clocks. One clock controls all registers associated with writing: data input, WE, and write address. The other clock controls all registers associated with reading: read enable (RE), read address, and data output. The ESB also supports clock enable and asynchronous clear signals; these signals also control the read and write registers independently. Read/write clock mode is commonly used for applications where reads and writes occur at different system frequencies. Figure 20 shows the ESB in read/write clock mode.



#### Figure 20. ESB in Read/Write Clock Mode Note (1)

#### Notes to Figure 20:

- All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)
- APEX 20KE devices have four dedicated clocks. (2)



#### Figure 22. ESB in Single-Port Mode Note (1)


#### Notes to Figure 22:

All registers can be asynchronously cleared by ESB local interconnect signals, global signals, or the chip-wide reset.
APEX 20KE devices have four dedicated clocks.


## **Content-Addressable Memory**

In APEX 20KE devices, the ESB can implement CAM. CAM can be thought of as the inverse of RAM. When read, RAM outputs the data for a given address. Conversely, CAM outputs an address for a given data word. For example, if the data FA12 is stored in address 14, the CAM outputs 14 when FA12 is driven into it.

CAM is used for high-speed search operations. When searching for data within a RAM block, the search is performed serially. Thus, finding a particular data word can take many cycles. CAM searches all addresses in parallel and outputs the address storing a particular word. When a match is found, a match flag is set high. Figure 23 shows the CAM block diagram.



### Figure 25. APEX 20K Bidirectional I/O Registers Note (1)



#### **Altera Corporation**



#### Figure 29. APEX 20KE I/O Banks

#### Notes to Figure 29:

- For more information on placing I/O pins in LVDS blocks, refer to the Guidelines for Using LVDS Blocks section in Application Note 120 (Using LVDS in APEX 20KE Devices).
- (2) If the LVDS input and output blocks are not used for LVDS, they can support all of the I/O standards and can be used as input, output, or bidirectional pins with V<sub>CCIO</sub> set to 3.3 V, 2.5 V, or 1.8 V.

## Power Sequencing & Hot Socketing

Because APEX 20K and APEX 20KE devices can be used in a mixedvoltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the  $V_{CCIO}$  and  $V_{CCINT}$  power supplies may be powered in any order.

For more information, please refer to the "Power Sequencing Considerations" section in the *Configuring APEX 20KE & APEX 20KC Devices* chapter of the *Configuration Devices Handbook*.

Signals can be driven into APEX 20K devices before and during power-up without damaging the device. In addition, APEX 20K devices do not drive out during power-up. Once operating conditions are reached and the device is configured, APEX 20K and APEX 20KE devices operate as specified by the user.




Figure 30. Specifications for the Incoming & Generated Clocks Note (1)


#### Note to Figure 30:

(1) The tI parameter refers to the nominal input clock period; the tO parameter refers to the nominal output clock period.

Table 15 summarizes the APEX 20K ClockLock and ClockBoost parameters for -1 speed-grade devices.

Symbol	Parameter	Min	Мах	Unit
f <sub>OUT</sub>	Output frequency	25	180	MHz
f <sub>CLK1</sub> (1)	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	180 (1)	MHz
f <sub>CLK2</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	90	MHz
f <sub>CLK4</sub>	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	48	MHz
toutduty	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%
f <sub>CLKDEV</sub>	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals 1) (2)		25,000 (3)	PPM
t <sub>R</sub>	Input rise time		5	ns
t <sub>F</sub>	Input fall time		5	ns
t <sub>LOCK</sub>	Time required for ClockLock/ClockBoost to acquire lock (4)		10	μs

٦



#### Figure 32. APEX 20K AC Test Conditions Note (1)

#### Note to Figure 32:

Power supply transients can affect AC measurements. Simultaneous transitions of (1) multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

# Operating **Conditions**

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

Table 2	J. AFEN ZUN J.U-V TUIETAII	it Device Adsolute maximum Ratings No	)tes (1), (2)		
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage	With respect to ground (3)	-0.5	3.6	V
V <sub>CCIO</sub>			-0.5	4.6	V
VI	DC input voltage		-2.0	5.75	V
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C
Т <sub>Ј</sub>	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C
		Ceramic PGA packages, under bias		150	°C

Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings	Notes (1), (2)
-------------------------------------------------------------------	----------------





Figure 35 shows the output drive characteristics of APEX 20KE devices.

*Note to Figure 35:*(1) These are transient (AC) currents.

## **Timing Model**

The high-performance FastTrack and MegaLAB interconnect routing resources ensure predictable performance, accurate simulation, and accurate timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.



#### Figure 40. Synchronous Bidirectional Pin External Timing

#### Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the  $f_{MAX}$  timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f <sub>MAX</sub> Timing Parameters   (Part 1 of 2)						
Symbol	Parameter					
t <sub>SU</sub>	LE register setup time before clock					
t <sub>H</sub>	LE register hold time after clock					
t <sub>CO</sub>	LE register clock-to-output delay					
t <sub>LUT</sub>	LUT delay for data-in					
t <sub>ESBRC</sub>	ESB Asynchronous read cycle time					
t <sub>ESBWC</sub>	ESB Asynchronous write cycle time					
t <sub>ESBWESU</sub>	ESB WE setup time before clock when using input register					
t <sub>ESBDATASU</sub>	ESB data setup time before clock when using input register					
t <sub>ESBDATAH</sub>	ESB data hold time after clock when using input register					
t <sub>ESBADDRSU</sub>	ESB address setup time before clock when using input registers					
t <sub>ESBDATACO1</sub>	ESB clock-to-output delay when using output registers					

#### Note to Tables 32 and 33:

(1) These timing parameters are sample-tested only.

Tables 34 through 37 show APEX 20KE LE, ESB, routing, and functional timing microparameters for the  $f_{MAX}$  timing model.

Table 34. APEX 20KE LE Timing Microparameters				
Symbol	Parameter			
t <sub>SU</sub>	LE register setup time before clock			
t <sub>H</sub>	LE register hold time after clock			
t <sub>CO</sub>	LE register clock-to-output delay			
t <sub>LUT</sub>	LUT delay for data-in to data-out			

Table 35. APEX 20KE ESB Timing Microparameters					
Symbol	Parameter				
t <sub>ESBARC</sub>	ESB Asynchronous read cycle time				
t <sub>ESBSRC</sub>	ESB Synchronous read cycle time				
t <sub>ESBAWC</sub>	ESB Asynchronous write cycle time				
t <sub>ESBSWC</sub>	ESB Synchronous write cycle time				
t <sub>ESBWASU</sub>	ESB write address setup time with respect to WE				
t <sub>ESBWAH</sub>	ESB write address hold time with respect to WE				
t <sub>ESBWDSU</sub>	ESB data setup time with respect to WE				
t <sub>ESBWDH</sub>	ESB data hold time with respect to WE				
t <sub>ESBRASU</sub>	ESB read address setup time with respect to RE				
t <sub>ESBRAH</sub>	ESB read address hold time with respect to RE				
t <sub>ESBWESU</sub>	ESB WE setup time before clock when using input register				
t <sub>ESBWEH</sub>	ESB WE hold time after clock when using input register				
t <sub>ESBDATASU</sub>	ESB data setup time before clock when using input register				
t <sub>ESBDATAH</sub>	ESB data hold time after clock when using input register				
<sup>t</sup> ESBWADDRSU	ESB write address setup time before clock when using input registers				
t <sub>ESBRADDRSU</sub>	ESB read address setup time before clock when using input registers				
t <sub>ESBDATACO1</sub>	ESB clock-to-output delay when using output registers				
t <sub>ESBDATACO2</sub>	ESB clock-to-output delay without output registers				
t <sub>ESBDD</sub>	ESB data-in to data-out delay for RAM mode				
t <sub>PD</sub>	ESB Macrocell input to non-registered output				
t <sub>PTERMSU</sub>	ESB Macrocell register setup time before clock				
t <sub>PTERMCO</sub>	ESB Macrocell register clock-to-output delay				

Symbol	-1 Spee	d Grade	-2 Speed Grade		-3 Speed Grade		Units
					_		_
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.1		0.3		0.6		ns
t <sub>H</sub>	0.5		0.8		0.9		ns
t <sub>CO</sub>		0.1		0.4		0.6	ns
t <sub>LUT</sub>		1.0		1.2		1.4	ns
t <sub>ESBRC</sub>		1.7		2.1		2.4	ns
t <sub>ESBWC</sub>		5.7		6.9		8.1	ns
t <sub>ESBWESU</sub>	3.3		3.9		4.6		ns
t <sub>ESBDATASU</sub>	2.2		2.7		3.1		ns
t <sub>ESBDATAH</sub>	0.6		0.8		0.9		ns
t <sub>ESBADDRSU</sub>	2.4		2.9		3.3		ns
t <sub>ESBDATACO1</sub>		1.3		1.6		1.8	ns
t <sub>ESBDATACO2</sub>		2.5		3.1		3.6	ns
t <sub>ESBDD</sub>		2.5		3.3		3.6	ns
t <sub>PD</sub>		2.5		3.1		3.6	ns
t <sub>PTERMSU</sub>	1.7		2.1		2.4		ns
t <sub>PTERMCO</sub>		1.0		1.2		1.4	ns
t <sub>F1-4</sub>		0.4		0.5		0.6	ns
t <sub>F5-20</sub>		2.6		2.8		2.9	ns
t <sub>F20+</sub>		3.7		3.8		3.9	ns
t <sub>CH</sub>	2.0		2.5		3.0		ns
t <sub>CL</sub>	2.0		2.5		3.0		ns
t <sub>CLRP</sub>	0.5		0.6		0.8		ns
t <sub>PREP</sub>	0.5		0.5		0.5		ns
t <sub>ESBCH</sub>	2.0		2.5		3.0		ns
t <sub>ESBCL</sub>	2.0		2.5		3.0		ns
t <sub>ESBWP</sub>	1.5		1.9		2.2		ns
t <sub>ESBRP</sub>	1.0		1.2		1.4		ns

Tables 43 through 48 show the I/O external and external bidirectional timing parameter values for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t <sub>ESBARC</sub>		1.67		1.91		1.99	ns
t <sub>ESBSRC</sub>		2.30		2.66		2.93	ns
t <sub>ESBAWC</sub>		3.09		3.58		3.99	ns
t <sub>ESBSWC</sub>		3.01		3.65		4.05	ns
t <sub>ESBWASU</sub>	0.54		0.63		0.65		ns
t <sub>ESBWAH</sub>	0.36		0.43		0.42		ns
t <sub>ESBWDSU</sub>	0.69		0.77		0.84		ns
t <sub>ESBWDH</sub>	0.36		0.43		0.42		ns
t <sub>ESBRASU</sub>	1.61		1.77		1.86		ns
t <sub>ESBRAH</sub>	0.00		0.00		0.01		ns
t <sub>ESBWESU</sub>	1.35		1.47		1.61		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	-0.18		-0.30		-0.27		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	-0.02		-0.11		-0.03		ns
t <sub>ESBRADDRSU</sub>	0.06		-0.01		-0.05		ns
t <sub>ESBDATACO1</sub>		1.16		1.40		1.54	ns
t <sub>ESBDATACO2</sub>		2.18		2.55		2.85	ns
t <sub>ESBDD</sub>		2.73		3.17		3.58	ns
t <sub>PD</sub>		1.57		1.83		2.07	ns
t <sub>PTERMSU</sub>	0.92		0.99		1.18		ns
t <sub>PTERMCO</sub>		1.18		1.43		1.17	ns

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	
t <sub>insubidir</sub>	3.22		3.33		3.51		ns
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns
toutcobidir	2.00	5.75	2.00	6.33	2.00	6.90	ns
t <sub>xzbidir</sub>		6.31		7.09		7.76	ns
t <sub>zxbidir</sub>		6.31		7.09		7.76	ns
t <sub>insubidirpl</sub> L	3.25		3.26				ns
t <sub>inhbidirpll</sub>	0.00		0.00				ns
toutcobidirpll	0.50	2.25	0.50	2.99			ns
t <sub>xzbidirpll</sub>		2.81		3.80			ns
t <sub>zxbidirpll</sub>		2.81		3.80			ns

Tables 103 through 108 describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1500E APEX 20KE devices.

Table 103. EP	20K1500E f <sub>MA</sub>	<sub>NX</sub> LE Timing N	Microparamet	ers			
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Spee	-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t <sub>SU</sub>	0.25		0.25		0.25		ns
t <sub>H</sub>	0.25		0.25		0.25		ns
t <sub>co</sub>		0.28		0.32		0.33	ns
t <sub>LUT</sub>		0.80		0.95		1.13	ns

Т

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit
	Min	Max	Min	Max	Min	Мах	
t <sub>ESBARC</sub>		1.78		2.02		1.95	ns
t <sub>ESBSRC</sub>		2.52		2.91		3.14	ns
t <sub>ESBAWC</sub>		3.52		4.11		4.40	ns
t <sub>ESBSWC</sub>		3.23		3.84		4.16	ns
t <sub>ESBWASU</sub>	0.62		0.67		0.61		ns
t <sub>ESBWAH</sub>	0.41		0.55		0.55		ns
t <sub>ESBWDSU</sub>	0.77		0.79		0.81		ns
t <sub>ESBWDH</sub>	0.41		0.55		0.55		ns
t <sub>ESBRASU</sub>	1.74		1.92		1.85		ns
t <sub>ESBRAH</sub>	0.00		0.01		0.23		ns
t <sub>ESBWESU</sub>	2.07		2.28		2.41		ns
t <sub>ESBWEH</sub>	0.00		0.00		0.00		ns
t <sub>ESBDATASU</sub>	0.25		0.27		0.29		ns
t <sub>ESBDATAH</sub>	0.13		0.13		0.13		ns
t <sub>ESBWADDRSU</sub>	0.11		0.04		0.11		ns
t <sub>ESBRADDRSU</sub>	0.14		0.11		0.16		ns
t <sub>ESBDATACO1</sub>		1.29		1.50		1.63	ns
t <sub>ESBDATACO2</sub>		2.55		2.99		3.22	ns
t <sub>ESBDD</sub>		3.12		3.57		3.85	ns
t <sub>PD</sub>		1.84		2.13		2.32	ns
t <sub>PTERMSU</sub>	1.08		1.19		1.32		ns
t <sub>PTERMCO</sub>		1.31		1.53		1.66	ns

Table 105. EP20K1500E f <sub>MAX</sub> Routing Delays									
Symbol	-1 Speed Grade		-2 Spec	ed Grade	-3 Spee	Unit			
	Min	Max	Min	Мах	Min	Max			
t <sub>F1-4</sub>		0.28		0.28		0.28	ns		
t <sub>F5-20</sub>		1.36		1.50		1.62	ns		
t <sub>F20+</sub>		4.43		4.48		5.07	ns		

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Мах	
t <sub>CH</sub>	1.25		1.43		1.67		ns
t <sub>CL</sub>	1.25		1.43		1.67		ns
t <sub>CLRP</sub>	0.20		0.20		0.20		ns
t <sub>PREP</sub>	0.20		0.20		0.20		ns
t <sub>ESBCH</sub>	1.25		1.43		1.67		ns
t <sub>ESBCL</sub>	1.25		1.43		1.67		ns
t <sub>ESBWP</sub>	1.28		1.51		1.65		ns
t <sub>ESBRP</sub>	1.11		1.29		1.41		ns

Table 107. EP20K1500E External Timing Parameters									
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit		
	Min	Max	Min	Max	Min	Max			
tINSU	3.09		3.30		3.58		ns		
t <sub>INH</sub>	0.00		0.00		0.00		ns		
t <sub>outco</sub>	2.00	6.18	2.00	6.81	2.00	7.36	ns		
tINSUPLL	1.94		2.08		-		ns		
t <sub>INHPLL</sub>	0.00		0.00		-		ns		
t <sub>outcopll</sub>	0.50	2.67	0.50	2.99	-	-	ns		

Table 108. EP20K1500E External Bidirectional Timing Parameters							
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit	
	Min	Max	Min	Max	Min	Max	1
t <sub>insubidir</sub>	3.47		3.68		3.99		ns
t <sub>inhbidir</sub>	0.00		0.00		0.00		ns
t <sub>outcobidir</sub>	2.00	6.18	2.00	6.81	2.00	7.36	ns
t <sub>XZBIDIR</sub>		6.91		7.62		8.38	ns
t <sub>zxbidir</sub>		6.91		7.62		8.38	ns
t <sub>insubidirpll</sub>	3.05		3.26				ns
t <sub>inhbidirpll</sub>	0.00		0.00				ns
t <sub>outcobidirpll</sub>	0.50	2.67	0.50	2.99			ns
t <sub>xzbidirpll</sub>		3.41		3.80			ns
t <sub>ZXBIDIRPLL</sub>		3.41		3.80			ns

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

Table 109. Selectable I/O Standard Input Delays								
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max	Min	
LVCMOS		0.00		0.00		0.00	ns	
LVTTL		0.00		0.00		0.00	ns	
2.5 V		0.00		0.04		0.05	ns	
1.8 V		-0.11		0.03		0.04	ns	
PCI		0.01		0.09		0.10	ns	
GTL+		-0.24		-0.23		-0.19	ns	
SSTL-3 Class I		-0.32		-0.21		-0.47	ns	
SSTL-3 Class II		-0.08		0.03		-0.23	ns	
SSTL-2 Class I		-0.17		-0.06		-0.32	ns	
SSTL-2 Class II		-0.16		-0.05		-0.31	ns	
LVDS		-0.12		-0.12		-0.12	ns	
CTT		0.00		0.00		0.00	ns	
AGP		0.00		0.00		0.00	ns	

Г

# Revision History

The information contained in the *APEX 20K Programmable Logic Device Family Data Sheet* version 5.1 supersedes information published in previous versions.

## Version 5.1

*APEX 20K Programmable Logic Device Family Data Sheet* version 5.1 contains the following changes:

- In version 5.0, the VI input voltage spec was updated in Table 28 on page 63.
- In version 5.0, *Note* (5) to Tables 27 through 30 was revised.
- Added *Note* (2) to Figure 21 on page 33.

## Version 5.0

*APEX 20K Programmable Logic Device Family Data Sheet* version 5.0 contains the following changes:

- Updated Tables 23 through 26. Removed 2.5-V operating condition tables because all APEX 20K devices are now 5.0-V tolerant.
- Updated conditions in Tables 33, 38 and 39.
- Updated data for t<sub>ESBDATAH</sub> parameter.

## Version 4.3

*APEX 20K Programmable Logic Device Family Data Sheet* version 4.3 contains the following changes:

- Updated Figure 20.
- Updated *Note* (2) to Table 13.
- Updated notes to Tables 27 through 30.

## Version 4.2

*APEX 20K Programmable Logic Device Family Data Sheet* version 4.2 contains the following changes:

- Updated Figure 29.
- Updated *Note* (1) to Figure 29.