



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 2560  |
| Number of Logic Elements/Cells | 2560  |
| Total RAM Bits                 | 32768   |
| Number of I/O                  | 151   |
| Number of Gates                | 162000  |
| Voltage - Supply               | 1.71V ~ 1.89V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 240-BFQFP   |
| Supplier Device Package        | 240-PQFP (32x32)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/intel/ep20k60eqc240-1">https://www.e-xfl.com/product-detail/intel/ep20k60eqc240-1</a> |

**Table 2. Additional APEX 20K Device Features** *Note (1)*

| Feature               | EP20K300E | EP20K400  | EP20K400E | EP20K600E | EP20K1000E | EP20K1500E |
|-----------------------|-----------|-----------|-----------|-----------|------------|------------|
| Maximum system gates  | 728,000   | 1,052,000 | 1,052,000 | 1,537,000 | 1,772,000  | 2,392,000  |
| Typical gates         | 300,000   | 400,000   | 400,000   | 600,000   | 1,000,000  | 1,500,000  |
| LEs                   | 11,520    | 16,640    | 16,640    | 24,320    | 38,400     | 51,840     |
| ESBs                  | 72        | 104       | 104       | 152       | 160        | 216        |
| Maximum RAM bits      | 147,456   | 212,992   | 212,992   | 311,296   | 327,680    | 442,368    |
| Maximum macrocells    | 1,152     | 1,664     | 1,664     | 2,432     | 2,560      | 3,456      |
| Maximum user I/O pins | 408       | 502       | 488       | 588       | 708        | 808        |

*Note to Tables 1 and 2:*

- (1) The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

## Additional Features

- Designed for low-power operation
  - 1.8-V and 2.5-V supply voltage (see Table 3)
  - MultiVolt™ I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
  - ESB offering programmable power-saving mode

**Table 3. APEX 20K Supply Voltages**

| Feature   | Device                           |  |
|---|----------------------------------|--|
|   | EP20K100<br>EP20K200<br>EP20K400 | EP20K30E<br>EP20K60E<br>EP20K100E<br>EP20K160E<br>EP20K200E<br>EP20K300E<br>EP20K400E<br>EP20K600E<br>EP20K1000E<br>EP20K1500E |
| Internal supply voltage ( $V_{CCINT}$ )               | 2.5 V                            | 1.8 V  |
| MultiVolt I/O interface voltage levels ( $V_{CCIO}$ ) | 2.5 V, 3.3 V, 5.0 V              | 1.8 V, 2.5 V, 3.3 V, 5.0 V (1)   |

*Note to Table 3:*

- (1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations

- Altera MegaCore® functions and Altera Megafunction Partners Program (AMPP<sup>SM</sup>) megafunctions
- NativeLink™ integration with popular synthesis, simulation, and timing analysis tools
- Quartus II SignalTap® embedded logic analyzer simplifies in-system design evaluation by giving access to internal nodes during device operation
- Supports popular revision-control software packages including PVCS, Revision Control System (RCS), and Source Code Control System (SCCS )

**Table 4. APEX 20K QFP, BGA & PGA Package Options & I/O Count**    *Notes (1), (2)*

| Device     | 144-Pin<br>TQFP | 208-Pin<br>PQFP<br>RQFP | 240-Pin<br>PQFP<br>RQFP | 356-Pin BGA | 652-Pin BGA | 655-Pin PGA |
|------------|-----------------|-------------------------|-------------------------|-------------|-------------|-------------|
| EP20K30E   | 92              | 125                     |                         |             |             |             |
| EP20K60E   | 92              | 148                     | 151                     | 196         |             |             |
| EP20K100   | 101             | 159                     | 189                     | 252         |             |             |
| EP20K100E  | 92              | 151                     | 183                     | 246         |             |             |
| EP20K160E  | 88              | 143                     | 175                     | 271         |             |             |
| EP20K200   |                 | 144                     | 174                     | 277         |             |             |
| EP20K200E  |                 | 136                     | 168                     | 271         | 376         |             |
| EP20K300E  |                 |                         | 152                     |             | 408         |             |
| EP20K400   |                 |                         |                         |             | 502         | 502         |
| EP20K400E  |                 |                         |                         |             | 488         |             |
| EP20K600E  |                 |                         |                         |             | 488         |             |
| EP20K1000E |                 |                         |                         |             | 488         |             |
| EP20K1500E |                 |                         |                         |             | 488         |             |

All APEX 20K devices are reconfigurable and are 100% tested prior to shipment. As a result, test vectors do not have to be generated for fault coverage purposes. Instead, the designer can focus on simulation and design verification. In addition, the designer does not need to manage inventories of different application-specific integrated circuit (ASIC) designs; APEX 20K devices can be configured on the board for the specific functionality required.

APEX 20K devices are configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller. Altera offers in-system programmability (ISP)-capable EPC1, EPC2, and EPC16 configuration devices, which configure APEX 20K devices via a serial data stream. Moreover, APEX 20K devices contain an optimized interface that permits microprocessors to configure APEX 20K devices serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat APEX 20K devices as memory and configure the device by writing to a virtual memory location, making reconfiguration easy.

After an APEX 20K device has been configured, it can be reconfigured in-circuit by resetting the device and loading new data. Real-time changes can be made during system operation, enabling innovative reconfigurable computing applications.

APEX 20K devices are supported by the Altera Quartus II development system, a single, integrated package that offers HDL and schematic design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, SignalTap logic analysis, and device configuration. The Quartus II software runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800 workstations.

The Quartus II software provides NativeLink interfaces to other industry-standard PC- and UNIX workstation-based EDA tools. For example, designers can invoke the Quartus II software from within third-party design tools. Further, the Quartus II software contains built-in optimized synthesis libraries; synthesis tools can use these libraries to optimize designs for APEX 20K devices. For example, the Synopsys Design Compiler library, supplied with the Quartus II development system, includes DesignWare functions optimized for the APEX 20K architecture.

## Functional Description


APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within APEX 20K devices (as well as to and from device pins) are provided by the FastTrack<sup>®</sup> Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs ensures that the APEX 20K device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires.

Figure 1 shows an overview of the APEX 20K device.

**Figure 1. APEX 20K Device Block Diagram**




Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LAB-wide clock signals are used.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack Interconnect enables it to be used for clock distribution. **Figure 4** shows the LAB control signal generation circuit.

**Figure 4. LAB Control Signal Generation**



**Notes to Figure 4:**

- (1) APEX 20KE devices have four dedicated clocks.
- (2) The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the LAB.
- (3) The SYNCCLR signal can be generated by the local interconnect or global signals.


## Cascade Chain

With the cascade chain, the APEX 20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry.


Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.


**Figure 7. APEX 20K Cascade Chain**

**AND Cascade Chain**



**OR Cascade Chain**



**Figure 9. APEX 20K Interconnect Structure**

A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack Interconnect uses the local interconnect to drive LEs within MegaLAB structures.



Figure 10. FastTrack Connection to Local Interconnect




Figure 12. APEX 20KE FastRow Interconnect





Table 9 summarizes how various elements of the APEX 20K architecture drive each other.

**Figure 13. Product-Term Logic in ESB**

**Note to Figure 13:**


(1) APEX 20KE devices have four dedicated clocks.

### Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell.

**Figure 25. APEX 20K Bidirectional I/O Registers** *Note (1)*



**Note to Figure 25:**

(1) The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.

Figure 39. ESB Synchronous Timing Waveforms




Figure 40 shows the timing model for bidirectional I/O pin timing.

**Table 36. APEX 20KE Routing Timing Microparameters** *Note (1)*

| Symbol      | Parameter  |
|-------------|--|
| $t_{F1-4}$  | Fanout delay using Local Interconnect              |
| $t_{F5-20}$ | Fanout delay estimate using MegaLab Interconnect   |
| $t_{F20+}$  | Fanout delay estimate using FastTrack Interconnect |

*Note to Table 36:*

- (1) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

**Table 37. APEX 20KE Functional Timing Microparameters**

| Symbol | Parameter                              |
|--------|--|
| TCH    | Minimum clock high time from clock pin |
| TCL    | Minimum clock low time from clock pin  |
| TCLRP  | LE clear Pulse Width                   |
| TPREP  | LE preset pulse width                  |
| TESBCH | Clock high time for ESB                |
| TESBCL | Clock low time for ESB                 |
| TESBWP | Write pulse width                      |
| TESBRP | Read pulse width                       |

Tables 38 and 39 describe the APEX 20KE external timing parameters.

**Table 38. APEX 20KE External Timing Parameters** *Note (1)*

| Symbol         | Clock Parameter  | Conditions |
|----------------|--|------------|
| $t_{INSU}$     | Setup time with global clock at IOE input register             |            |
| $t_{INH}$      | Hold time with global clock at IOE input register              |            |
| $t_{OUTCO}$    | Clock-to-output delay with global clock at IOE output register | C1 = 10 pF |
| $t_{INSUPLL}$  | Setup time with PLL clock at IOE input register                |            |
| $t_{INHPLL}$   | Hold time with PLL clock at IOE input register                 |            |
| $t_{OUTCOPLL}$ | Clock-to-output delay with PLL clock at IOE output register    | C1 = 10 pF |

Tables 40 through 42 show the  $f_{\text{MAX}}$  timing parameters for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

**Table 40. EP20K100  $f_{\text{MAX}}$  Timing Parameters**

| Symbol                  | -1 Speed Grade |     | -2 Speed Grade |     | -3 Speed Grade |     | Units |
|-------------------------|----------------|-----|----------------|-----|----------------|-----|-------|
|                         | Min            | Max | Min            | Max | Min            | Max |       |
| $t_{\text{SU}}$         | 0.5            |     | 0.6            |     | 0.8            |     | ns    |
| $t_{\text{H}}$          | 0.7            |     | 0.8            |     | 1.0            |     | ns    |
| $t_{\text{CO}}$         |                | 0.3 |                | 0.4 |                | 0.5 | ns    |
| $t_{\text{LUT}}$        |                | 0.8 |                | 1.0 |                | 1.3 | ns    |
| $t_{\text{ESBRC}}$      |                | 1.7 |                | 2.1 |                | 2.4 | ns    |
| $t_{\text{ESBWC}}$      |                | 5.7 |                | 6.9 |                | 8.1 | ns    |
| $t_{\text{ESBWESU}}$    | 3.3            |     | 3.9            |     | 4.6            |     | ns    |
| $t_{\text{ESBDATASU}}$  | 2.2            |     | 2.7            |     | 3.1            |     | ns    |
| $t_{\text{ESBDATAH}}$   | 0.6            |     | 0.8            |     | 0.9            |     | ns    |
| $t_{\text{ESBADDRSU}}$  | 2.4            |     | 2.9            |     | 3.3            |     | ns    |
| $t_{\text{ESBDATACO1}}$ |                | 1.3 |                | 1.6 |                | 1.8 | ns    |
| $t_{\text{ESBDATACO2}}$ |                | 2.6 |                | 3.1 |                | 3.6 | ns    |
| $t_{\text{ESBDD}}$      |                | 2.5 |                | 3.3 |                | 3.6 | ns    |
| $t_{\text{PD}}$         |                | 2.5 |                | 3.0 |                | 3.6 | ns    |
| $t_{\text{PTERMSU}}$    | 2.3            |     | 2.6            |     | 3.2            |     | ns    |
| $t_{\text{PTERMCO}}$    |                | 1.5 |                | 1.8 |                | 2.1 | ns    |
| $t_{\text{F1-4}}$       |                | 0.5 |                | 0.6 |                | 0.7 | ns    |
| $t_{\text{F5-20}}$      |                | 1.6 |                | 1.7 |                | 1.8 | ns    |
| $t_{\text{F20+}}$       |                | 2.2 |                | 2.2 |                | 2.3 | ns    |
| $t_{\text{CH}}$         | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{\text{CL}}$         | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{\text{CLRP}}$       | 0.3            |     | 0.4            |     | 0.4            |     | ns    |
| $t_{\text{PREP}}$       | 0.5            |     | 0.5            |     | 0.5            |     | ns    |
| $t_{\text{ESBCH}}$      | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{\text{ESBCL}}$      | 2.0            |     | 2.5            |     | 3.0            |     | ns    |
| $t_{\text{ESBWP}}$      | 1.6            |     | 1.9            |     | 2.2            |     | ns    |
| $t_{\text{ESBRP}}$      | 1.0            |     | 1.3            |     | 1.4            |     | ns    |

Notes to **Tables 43 through 48**:

- (1) This parameter is measured without using ClockLock or ClockBoost circuits.
- (2) This parameter is measured using ClockLock or ClockBoost circuits.

**Tables 49 through 54** describe  $f_{MAX}$  LE Timing Microparameters,  $f_{MAX}$  ESB Timing Microparameters,  $f_{MAX}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K30E APEX 20KE devices.

| <b>Table 49. EP20K30E <math>f_{MAX}</math> LE Timing Microparameters</b> |            |            |            |            |            |            |             |
|--|------------|------------|------------|------------|------------|------------|-------------|
| <b>Symbol</b>  | <b>-1</b>  |            | <b>-2</b>  |            | <b>-3</b>  |            | <b>Unit</b> |
|  | <b>Min</b> | <b>Max</b> | <b>Min</b> | <b>Max</b> | <b>Min</b> | <b>Max</b> |             |
| $t_{SU}$   | 0.01       |            | 0.02       |            | 0.02       |            | ns          |
| $t_H$  | 0.11       |            | 0.16       |            | 0.23       |            | ns          |
| $t_{CO}$   |            | 0.32       |            | 0.45       |            | 0.67       | ns          |
| $t_{LUT}$  |            | 0.85       |            | 1.20       |            | 1.77       | ns          |



**Table 60. EP20K60E External Bidirectional Timing Parameters**

| Symbol                     | -1   |      | -2   |      | -3   |      | Unit |
|----------------------------|------|------|------|------|------|------|------|
|                            | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{\text{INSUBIDIR}}$     | 2.77 |      | 2.91 |      | 3.11 |      | ns   |
| $t_{\text{INHBIDIR}}$      | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| $t_{\text{OUTCOBIDIR}}$    | 2.00 | 4.84 | 2.00 | 5.31 | 2.00 | 5.81 | ns   |
| $t_{\text{XZBIDIR}}$       |      | 6.47 |      | 7.44 |      | 8.65 | ns   |
| $t_{\text{ZXBIDIR}}$       |      | 6.47 |      | 7.44 |      | 8.65 | ns   |
| $t_{\text{INSUBIDIRPLL}}$  | 3.44 |      | 3.24 |      | -    |      | ns   |
| $t_{\text{INHBIDIRPLL}}$   | 0.00 |      | 0.00 |      | -    |      | ns   |
| $t_{\text{OUTCOBIDIRPLL}}$ | 0.50 | 3.37 | 0.50 | 3.69 | -    | -    | ns   |
| $t_{\text{XZBIDIRPLL}}$    |      | 5.00 |      | 5.82 |      | -    | ns   |
| $t_{\text{ZXBIDIRPLL}}$    |      | 5.00 |      | 5.82 |      | -    | ns   |

Tables 61 through 66 describe  $f_{\text{MAX}}$  LE Timing Microparameters,  $f_{\text{MAX}}$  ESB Timing Microparameters,  $f_{\text{MAX}}$  Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

**Table 61. EP20K100E  $f_{\text{MAX}}$  LE Timing Microparameters**

| Symbol           | -1   |      | -2   |      | -3   |      | Unit |
|------------------|------|------|------|------|------|------|------|
|                  | Min  | Max  | Min  | Max  | Min  | Max  |      |
| $t_{\text{SU}}$  | 0.25 |      | 0.25 |      | 0.25 |      | ns   |
| $t_{\text{H}}$   | 0.25 |      | 0.25 |      | 0.25 |      | ns   |
| $t_{\text{CO}}$  |      | 0.28 |      | 0.28 |      | 0.34 | ns   |
| $t_{\text{LUT}}$ |      | 0.80 |      | 0.95 |      | 1.13 | ns   |

**Table 62. EP20K100E  $t_{MAX}$  ESB Timing Microparameters**

| Symbol           | -1    |      | -2    |      | -3    |      | Unit |
|------------------|-------|------|-------|------|-------|------|------|
|                  | Min   | Max  | Min   | Max  | Min   | Max  |      |
| $t_{ESBARC}$     |       | 1.61 |       | 1.84 |       | 1.97 | ns   |
| $t_{ESBSRC}$     |       | 2.57 |       | 2.97 |       | 3.20 | ns   |
| $t_{ESBAWC}$     |       | 0.52 |       | 4.09 |       | 4.39 | ns   |
| $t_{ESBSWC}$     |       | 3.17 |       | 3.78 |       | 4.09 | ns   |
| $t_{ESBWASU}$    | 0.56  |      | 6.41  |      | 0.63  |      | ns   |
| $t_{ESBWAH}$     | 0.48  |      | 0.54  |      | 0.55  |      | ns   |
| $t_{ESBWDSU}$    | 0.71  |      | 0.80  |      | 0.81  |      | ns   |
| $t_{ESBWDH}$     | .048  |      | 0.54  |      | 0.55  |      | ns   |
| $t_{ESBRASU}$    | 1.57  |      | 1.75  |      | 1.87  |      | ns   |
| $t_{ESBRAH}$     | 0.00  |      | 0.00  |      | 0.20  |      | ns   |
| $t_{ESBWESU}$    | 1.54  |      | 1.72  |      | 1.80  |      | ns   |
| $t_{ESBWEH}$     | 0.00  |      | 0.00  |      | 0.00  |      | ns   |
| $t_{ESBDATASU}$  | -0.16 |      | -0.20 |      | -0.20 |      | ns   |
| $t_{ESBDATAH}$   | 0.13  |      | 0.13  |      | 0.13  |      | ns   |
| $t_{ESBWADDRSU}$ | 0.12  |      | 0.08  |      | 0.13  |      | ns   |
| $t_{ESBRADDRSU}$ | 0.17  |      | 0.15  |      | 0.19  |      | ns   |
| $t_{ESBDATAO1}$  |       | 1.20 |       | 1.39 |       | 1.52 | ns   |
| $t_{ESBDATAO2}$  |       | 2.54 |       | 2.99 |       | 3.22 | ns   |
| $t_{ESBDD}$      |       | 3.06 |       | 3.56 |       | 3.85 | ns   |
| $t_{PD}$         |       | 1.73 |       | 2.02 |       | 2.20 | ns   |
| $t_{PTERMSU}$    | 1.11  |      | 1.26  |      | 1.38  |      | ns   |
| $t_{PTERMCO}$    |       | 1.19 |       | 1.40 |       | 1.08 | ns   |

**Table 63. EP20K100E  $t_{MAX}$  Routing Delays**

| Symbol      | -1  |      | -2  |      | -3  |      | Unit |
|-------------|-----|------|-----|------|-----|------|------|
|             | Min | Max  | Min | Max  | Min | Max  |      |
| $t_{F1-4}$  |     | 0.24 |     | 0.27 |     | 0.29 | ns   |
| $t_{F5-20}$ |     | 1.04 |     | 1.26 |     | 1.52 | ns   |
| $t_{F20+}$  |     | 1.12 |     | 1.36 |     | 1.86 | ns   |

**Table 82. EP20K300E Minimum Pulse Width Timing Parameters**

| Symbol             | -1   |     | -2   |     | -3   |     | Unit |
|--------------------|------|-----|------|-----|------|-----|------|
|                    | Min  | Max | Min  | Max | Min  | Max |      |
| t <sub>CH</sub>    | 1.25 |     | 1.43 |     | 1.67 |     | ns   |
| t <sub>CL</sub>    | 1.25 |     | 1.43 |     | 1.67 |     | ns   |
| t <sub>CLRP</sub>  | 0.19 |     | 0.26 |     | 0.35 |     | ns   |
| t <sub>PREP</sub>  | 0.19 |     | 0.26 |     | 0.35 |     | ns   |
| t <sub>ESBCH</sub> | 1.25 |     | 1.43 |     | 1.67 |     | ns   |
| t <sub>ESBCL</sub> | 1.25 |     | 1.43 |     | 1.67 |     | ns   |
| t <sub>ESBWP</sub> | 1.25 |     | 1.71 |     | 2.28 |     | ns   |
| t <sub>ESBRP</sub> | 1.01 |     | 1.38 |     | 1.84 |     | ns   |

**Table 83. EP20K300E External Timing Parameters**

| Symbol                | -1   |      | -2   |      | -3   |      | Unit |
|-----------------------|------|------|------|------|------|------|------|
|                       | Min  | Max  | Min  | Max  | Min  | Max  |      |
| t <sub>INSU</sub>     | 2.31 |      | 2.44 |      | 2.57 |      | ns   |
| t <sub>INH</sub>      | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| t <sub>OUTCO</sub>    | 2.00 | 5.29 | 2.00 | 5.82 | 2.00 | 6.24 | ns   |
| t <sub>INSUPLL</sub>  | 1.76 |      | 1.85 |      | -    |      | ns   |
| t <sub>INHPLL</sub>   | 0.00 |      | 0.00 |      | -    |      | ns   |
| t <sub>OUTCOPLL</sub> | 0.50 | 2.65 | 0.50 | 2.95 | -    | -    | ns   |

**Table 84. EP20K300E External Bidirectional Timing Parameters**

| Symbol                     | -1   |      | -2   |      | -3   |      | Unit |
|----------------------------|------|------|------|------|------|------|------|
|                            | Min  | Max  | Min  | Max  | Min  | Max  |      |
| t <sub>INSUBIDIR</sub>     | 2.77 |      | 2.85 |      | 3.11 |      | ns   |
| t <sub>INHBIDIR</sub>      | 0.00 |      | 0.00 |      | 0.00 |      | ns   |
| t <sub>OUTCOBIDIR</sub>    | 2.00 | 5.29 | 2.00 | 5.82 | 2.00 | 6.24 | ns   |
| t <sub>XZBIDIR</sub>       |      | 7.59 |      | 8.30 |      | 9.09 | ns   |
| t <sub>ZXBIDIR</sub>       |      | 7.59 |      | 8.30 |      | 9.09 | ns   |
| t <sub>INSUBIDIRPLL</sub>  | 2.50 |      | 2.76 |      | -    |      | ns   |
| t <sub>INHBIDIRPLL</sub>   | 0.00 |      | 0.00 |      | -    |      | ns   |
| t <sub>OUTCOBIDIRPLL</sub> | 0.50 | 2.65 | 0.50 | 2.95 | -    | -    | ns   |
| t <sub>XZBIDIRPLL</sub>    |      | 5.00 |      | 5.43 |      | -    | ns   |
| t <sub>ZXBIDIRPLL</sub>    |      | 5.00 |      | 5.43 |      | -    | ns   |

**Table 108. EP20K1500E External Bidirectional Timing Parameters**

| Symbol                     | -1 Speed Grade |      | -2 Speed Grade |      | -3 Speed Grade |      | Unit |
|----------------------------|----------------|------|----------------|------|----------------|------|------|
|                            | Min            | Max  | Min            | Max  | Min            | Max  |      |
| $t_{\text{INSUBIDIR}}$     | 3.47           |      | 3.68           |      | 3.99           |      | ns   |
| $t_{\text{INHBIDIR}}$      | 0.00           |      | 0.00           |      | 0.00           |      | ns   |
| $t_{\text{OUTCOBIDIR}}$    | 2.00           | 6.18 | 2.00           | 6.81 | 2.00           | 7.36 | ns   |
| $t_{\text{XZBIDIR}}$       |                | 6.91 |                | 7.62 |                | 8.38 | ns   |
| $t_{\text{ZXBIDIR}}$       |                | 6.91 |                | 7.62 |                | 8.38 | ns   |
| $t_{\text{INSUBIDIRPLL}}$  | 3.05           |      | 3.26           |      |                |      | ns   |
| $t_{\text{INHBIDIRPLL}}$   | 0.00           |      | 0.00           |      |                |      | ns   |
| $t_{\text{OUTCOBIDIRPLL}}$ | 0.50           | 2.67 | 0.50           | 2.99 |                |      | ns   |
| $t_{\text{XZBIDIRPLL}}$    |                | 3.41 |                | 3.80 |                |      | ns   |
| $t_{\text{ZXBIDIRPLL}}$    |                | 3.41 |                | 3.80 |                |      | ns   |

Tables 109 and 110 show selectable I/O standard input and output delays for APEX 20KE devices. If you select an I/O standard input or output delay other than LVCMOS, add or subtract the selected speed grade to or from the LVCMOS value.

**Table 109. Selectable I/O Standard Input Delays**

| Symbol          | -1 Speed Grade |       | -2 Speed Grade |       | -3 Speed Grade |       | Unit |
|-----------------|----------------|-------|----------------|-------|----------------|-------|------|
|                 | Min            | Max   | Min            | Max   | Min            | Max   | Min  |
| LVCMOS          |                | 0.00  |                | 0.00  |                | 0.00  | ns   |
| LVTTL           |                | 0.00  |                | 0.00  |                | 0.00  | ns   |
| 2.5 V           |                | 0.00  |                | 0.04  |                | 0.05  | ns   |
| 1.8 V           |                | −0.11 |                | 0.03  |                | 0.04  | ns   |
| PCI             |                | 0.01  |                | 0.09  |                | 0.10  | ns   |
| GTL+            |                | −0.24 |                | −0.23 |                | −0.19 | ns   |
| SSTL-3 Class I  |                | −0.32 |                | −0.21 |                | −0.47 | ns   |
| SSTL-3 Class II |                | −0.08 |                | 0.03  |                | −0.23 | ns   |
| SSTL-2 Class I  |                | −0.17 |                | −0.06 |                | −0.32 | ns   |
| SSTL-2 Class II |                | −0.16 |                | −0.05 |                | −0.31 | ns   |
| LVDS            |                | −0.12 |                | −0.12 |                | −0.12 | ns   |
| CTT             |                | 0.00  |                | 0.00  |                | 0.00  | ns   |
| AGP             |                | 0.00  |                | 0.00  |                | 0.00  | ns   |



101 Innovation Drive  
San Jose, CA 95134  
(408) 544-7000  
<http://www.altera.com>  
**Applications Hotline:**  
(800) 800-EPLD  
**Customer Marketing:**  
(408) 544-7104  
**Literature Services:**  
[lit\\_req@altera.com](mailto:lit_req@altera.com)

Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



I.S. EN ISO 9001