E·XFL

Altera - EP20K60EQC240-1X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	151
Number of Gates	-
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	240-BQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k60eqc240-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2. Additional APEX 20K Device Features			Note (1)				
Feature	EP20K300E	EP20K400	EP20K400E	EP20K600E	EP20K1000E	EP20K1500E	
Maximum system gates	728,000	1,052,000	1,052,000	1,537,000	1,772,000	2,392,000	
Typical gates	300,000	400,000	400,000	600,000	1,000,000	1,500,000	
LEs	11,520	16,640	16,640	24,320	38,400	51,840	
ESBs	72	104	104	152	160	216	
Maximum RAM bits	147,456	212,992	212,992	311,296	327,680	442,368	
Maximum macrocells	1,152	1,664	1,664	2,432	2,560	3,456	
Maximum user I/O pins	408	502	488	588	708	808	

Note to Tables 1 and 2:

 The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to 57,000 additional gates.

Additional Features

- Designed for low-power operation
 - 1.8-V and 2.5-V supply voltage (see Table 3)
 - MultiVolt[™] I/O interface support to interface with 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices (see Table 3)
 - ESB offering programmable power-saving mode

Table 3. APEX 20K Supply Voltages					
Feature	De	vice			
	EP20K100 EP20K200 EP20K400	EP20K30E EP20K60E EP20K100E EP20K160E EP20K200E EP20K300E EP20K400E EP20K600E EP20K1000E EP20K1500E			
Internal supply voltage (V _{CCINT})	2.5 V	1.8 V			
MultiVolt I/O interface voltage levels (V _{CCIO})	2.5 V, 3.3 V, 5.0 V	1.8 V, 2.5 V, 3.3 V, 5.0 V (1)			

Note to Table 3:

(1) APEX 20KE devices can be 5.0-V tolerant by using an external resistor.

Cascade Chain

With the cascade chain, the APEX 20K architecture can implement functions with a very wide fan-in. Adjacent LUTs can compute portions of a function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a short cascade delay. Cascade chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry.

Cascade chains longer than ten LEs are implemented automatically by linking LABs together. For enhanced fitting, a long cascade chain skips alternate LABs in a MegaLAB structure. A cascade chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure. Figure 7 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in.



Figure 7. APEX 20K Cascade Chain

Read/Write Clock Mode

The read/write clock mode contains two clocks. One clock controls all registers associated with writing: data input, WE, and write address. The other clock controls all registers associated with reading: read enable (RE), read address, and data output. The ESB also supports clock enable and asynchronous clear signals; these signals also control the read and write registers independently. Read/write clock mode is commonly used for applications where reads and writes occur at different system frequencies. Figure 20 shows the ESB in read/write clock mode.



Notes to Figure 20:

- (1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.
- (2) APEX 20KE devices have four dedicated clocks.

Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit[™] option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. APEX 20KE devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KE IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KE IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II software compiler can set these delays automatically to minimize setup time while providing a zero hold time.

Table 11 describes the APEX 20KE programmable delays and their logic options in the Quartus II software.

Table 11. APEX 20KE Programmable Delay Chains				
Programmable Delays Quartus II Logic Option				
Input Pin to Core Delay	Decrease input delay to internal cells			
Input Pin to Input Register Delay	Decrease input delay to input registers			
Core to Output Register Delay	Decrease input delay to output register			
Output Register t_{CO} Delay	Increase delay to output pin			
Clock Enable Delay	Increase clock enable delay			

The register in the APEX 20KE IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. Figure 26 shows how fast bidirectional I/O pins are implemented in APEX 20KE devices. This feature is useful for cases where the APEX 20KE device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up. Figure 28 shows how a column IOE connects to the interconnect.

Figure 28. Column IOE Connection to the Interconnect



Dedicated Fast I/O Pins

APEX 20KE devices incorporate an enhancement to support bidirectional pins with high internal fanout such as PCI control signals. These pins are called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and replace dedicated inputs. These pins can be used for fast clock, clear, or high fanout logic signal distribution. They also can drive out. The Dedicated Fast I/O pin data output and tri-state control are driven by local interconnect from the adjacent MegaLAB for high speed. P

For DC Operating Specifications on APEX 20KE I/O standards, please refer to *Application Note 117 (Using Selectable I/O Standards in Altera Devices).*

Table 30. APEX 20KE Device Capacitance Note (15)							
Symbol	Parameter	Conditions	Min	Max	Unit		
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF		
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF		
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF		

Notes to Tables 27 through 30:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to the voltage shown in the following table based on input duty cycle for input currents less than 100 mA. The overshoot is dependent upon duty cycle of the signal. The DC case is equivalent to 100% duty cycle.

Vin	Max. Duty Cycle
4.0V	100% (DC)
4.1	90%

- 4.2 50%
- 4.3 30%
- 4.4 17%
- 4.5 10%
- (6) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (7) Typical values are for $T_A = 25^\circ$ C, $V_{CCINT} = 1.8$ V, and $V_{CCIO} = 1.8$ V, 2.5 V or 3.3 V.
- (8) These values are specified under the APEX 20KE device recommended operating conditions, shown in Table 24 on page 60.
- (9) Refer to Application Note 117 (Using Selectable I/O Standards in Altera Devices) for the V_{IH}, V_{IL}, V_{OH}, V_{OL}, and I_I parameters when VCCIO = 1.8 V.
- (10) The APEX 20KE input buffers are compatible with 1.8-V, 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant. Input buffers also meet specifications for GTL+, CTT, AGP, SSTL-2, SSTL-3, and HSTL.
- (11) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (12) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (13) This value is specified for normal device operation. The value may vary during power-up.
- (14) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO}.
- (15) Capacitance is sample-tested only.

Figure 33 shows the relationship between $\rm V_{CCIO}$ and $\rm V_{CCINT}$ for 3.3-V PCI compliance on APEX 20K devices.



Figure 40. Synchronous Bidirectional Pin External Timing

Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the f_{MAX} timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f _{MAX} Timing Parameters (Part 1 of 2)				
Symbol	Parameter			
t _{SU}	LE register setup time before clock			
t _H	LE register hold time after clock			
t _{CO}	LE register clock-to-output delay			
t _{LUT}	LUT delay for data-in			
t _{ESBRC}	ESB Asynchronous read cycle time			
t _{ESBWC}	ESB Asynchronous write cycle time			
t _{ESBWESU}	ESB WE setup time before clock when using input register			
t _{ESBDATASU}	ESB data setup time before clock when using input register			
t _{ESBDATAH}	ESB data hold time after clock when using input register			
t _{ESBADDRSU}	ESB address setup time before clock when using input registers			
t _{ESBDATACO1}	ESB clock-to-output delay when using output registers			

Table 36. APE	Table 36. APEX 20KE Routing Timing Microparameters Note (1)				
Symbol	Parameter				
t _{F1-4}	Fanout delay using Local Interconnect				
t _{F5-20}	Fanout delay estimate using MegaLab Interconnect				
t _{F20+}	Fanout delay estimate using FastTrack Interconnect				

Note to Table 36:

 These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.

TADIE 37. APEX ZUKE FUNCTIONAL TIMING MICROPARAMETERS			
Symbol	Parameter		
ТСН	Minimum clock high time from clock pin		
TCL	Minimum clock low time from clock pin		
TCLRP	LE clear Pulse Width		
TPREP	LE preset pulse width		
TESBCH	Clock high time for ESB		
TESBCL	Clock low time for ESB		
TESBWP	Write pulse width		
TESBRP	Read pulse width		

Table 37. APEX 20KE Functional Timing Microparameters

Tables 38 and 39 describe the APEX 20KE external timing parameters.

Table 38. APEX 20KE External Timing Parameters Note (1)				
Symbol	Clock Parameter Conditions			
t _{INSU}	Setup time with global clock at IOE input register			
t _{INH}	Hold time with global clock at IOE input register			
t _{оитсо}	Clock-to-output delay with global clock at IOE output register C1 = 10 pF			
t _{INSUPLL}	Setup time with PLL clock at IOE input register			
t _{INHPLL}	Hold time with PLL clock at IOE input register			
t _{OUTCOPLL}	Clock-to-output delay with PLL clock at IOE output register	C1 = 10 pF		

Table 39. APEX 20KE External Bidirectional Timing Parameters Note (1)				
Symbol	Parameter	Conditions		
t _{INSUBIDIR}	Setup time for bidirectional pins with global clock at LAB adjacent Input Register			
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at LAB adjacent Input Register			
^t OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE output register	C1 = 10 pF		
t _{XZBIDIR}	Synchronous Output Enable Register to output buffer disable delay	C1 = 10 pF		
t _{ZXBIDIR}	Synchronous Output Enable Register output buffer enable delay	C1 = 10 pF		
t _{INSUBIDIRPLL}	Setup time for bidirectional pins with PLL clock at LAB adjacent Input Register			
t _{INHBIDIRPLL}	Hold time for bidirectional pins with PLL clock at LAB adjacent Input Register			
^t OUTCOBIDIRPLL	Clock-to-output delay for bidirectional pins with PLL clock at IOE output register	C1 = 10 pF		
t _{XZBIDIRPLL}	Synchronous Output Enable Register to output buffer disable delay with PLL	C1 = 10 pF		
t _{ZXBIDIRPLL}	Synchronous Output Enable Register output buffer enable delay with PLL	C1 = 10 pF		

Note to Tables 38 and 39:

Г

(1) These timing parameters are sample-tested only.

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade	
	Min	Max	Min	Max	Min	Max	
t _{SU}	0.1		0.3		0.6		ns
t _H	0.5		0.8		0.9		ns
t _{CO}		0.1		0.4		0.6	ns
t _{LUT}		1.0		1.2		1.4	ns
t _{ESBRC}		1.7		2.1		2.4	ns
t _{ESBWC}		5.7		6.9		8.1	ns
t _{ESBWESU}	3.3		3.9		4.6		ns
t _{ESBDATASU}	2.2		2.7		3.1		ns
t _{ESBDATAH}	0.6		0.8		0.9		ns
t _{ESBADDRSU}	2.4		2.9		3.3		ns
t _{ESBDATACO1}		1.3		1.6		1.8	ns
t _{ESBDATACO2}		2.5		3.1		3.6	ns
t _{ESBDD}		2.5		3.3		3.6	ns
t _{PD}		2.5		3.1		3.6	ns
t _{PTERMSU}	1.7		2.1		2.4		ns
t _{PTERMCO}		1.0		1.2		1.4	ns
t _{F1-4}		0.4		0.5		0.6	ns
t _{F5-20}		2.6		2.8		2.9	ns
t _{F20+}		3.7		3.8		3.9	ns
t _{CH}	2.0		2.5		3.0		ns
t _{CL}	2.0		2.5		3.0		ns
t _{CLRP}	0.5		0.6		0.8		ns
t _{PREP}	0.5		0.5		0.5		ns
t _{ESBCH}	2.0		2.5		3.0		ns
t _{ESBCL}	2.0		2.5		3.0		ns
t _{ESBWP}	1.5		1.9		2.2		ns
t _{ESBRP}	1.0		1.2		1.4		ns

Tables 43 through 48 show the I/O external and external bidirectional timing parameter values for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Table 46. EP20k	Table 46. EP20K200 External Bidirectional Timing Parameters										
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		ed Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{INSUBIDIR} (1)	1.9		2.3		2.6		ns				
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns				
t _{OUTCOBIDIR} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns				
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns				
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns				
t _{INSUBIDIR} (2)	1.1		1.2		-		ns				
t _{INHBIDIR} (2)	0.0		0.0		-		ns				
t _{OUTCOBIDIR} (2)	0.5	2.7	0.5	3.1	-	-	ns				
t _{XZBIDIR} (2)		4.3		5.0		-	ns				
t _{ZXBIDIR} (2)		4.3		5.0		-	ns				

Table 47. EP20K400 External Timing Parameters

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{INSU} (1)	1.4		1.8		2.0		ns	
t _{INH} (1)	0.0		0.0		0.0		ns	
t _{OUTCO} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns	
t _{INSU} (2)	0.4		1.0		-		ns	
t _{INH} (2)	0.0		0.0		-		ns	
t _{OUTCO} (2)	0.5	3.1	0.5	4.1	-	-	ns	

Table 48. EP20K400 External Bidirectional Timing Parameters

Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	1.4		1.8		2.0		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t _{XZBIDIR} (1)		7.3		8.9		10.3	ns
t _{ZXBIDIR} (1)		7.3		8.9		10.3	ns
t _{INSUBIDIR} (2)	0.5		1.0		-		ns
t _{INHBIDIR} (2)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (2)	0.5	3.1	0.5	4.1	-	-	ns
t _{XZBIDIR} (2)		6.2		7.6		-	ns
t _{ZXBIDIR} (2)		6.2		7.6		_	ns

Altera Corporation

Tables 55 through 60 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

Table 55. EP20K60E f _{MAX} LE Timing Microparameters											
Symbol	Symbol -		-:			-3					
	Min	Max	Min	Max	Min	Max					
t _{SU}	0.17		0.15		0.16		ns				
t _H	0.32		0.33		0.39		ns				
t _{CO}		0.29		0.40		0.60	ns				
t _{LUT}		0.77		1.07		1.59	ns				

Table 56. EP20K	Table 56. EP20K60E f _{MAX} ESB Timing Microparameters										
Symbol	-	·1	-2		-	3	Unit				
	Min	Max	Min	Мах	Min	Max					
t _{ESBARC}		1.83		2.57		3.79	ns				
t _{ESBSRC}		2.46		3.26		4.61	ns				
t _{ESBAWC}		3.50		4.90		7.23	ns				
t _{ESBSWC}		3.77		4.90		6.79	ns				
t _{ESBWASU}	1.59		2.23		3.29		ns				
t _{ESBWAH}	0.00		0.00		0.00		ns				
t _{ESBWDSU}	1.75		2.46		3.62		ns				
t _{ESBWDH}	0.00		0.00		0.00		ns				
t _{ESBRASU}	1.76		2.47		3.64		ns				
t _{ESBRAH}	0.00		0.00		0.00		ns				
t _{ESBWESU}	1.68		2.49		3.87		ns				
t _{ESBWEH}	0.00		0.00		0.00		ns				
t _{ESBDATASU}	0.08		0.43		1.04		ns				
t _{ESBDATAH}	0.13		0.13		0.13		ns				
t _{ESBWADDRSU}	0.29		0.72		1.46		ns				
t _{ESBRADDRSU}	0.36		0.81		1.58		ns				
t _{ESBDATACO1}		1.06		1.24		1.55	ns				
t _{ESBDATACO2}		2.39		3.35		4.94	ns				
t _{ESBDD}		3.50		4.90		7.23	ns				
t _{PD}		1.72		2.41		3.56	ns				
t _{PTERMSU}	0.99		1.56		2.55		ns				
t _{PTERMCO}		1.07		1.26		1.08	ns				

Table 60. EP20K60E External Bidirectional Timing Parameters											
Symbol	-1		-2		-3		Unit				
	Min	Max	Min	Max	Min	Max					
t _{insubidir}	2.77		2.91		3.11		ns				
t _{inhbidir}	0.00		0.00		0.00		ns				
t _{outcobidir}	2.00	4.84	2.00	5.31	2.00	5.81	ns				
t _{xzbidir}		6.47		7.44		8.65	ns				
t _{zxbidir}		6.47		7.44		8.65	ns				
t _{insubidirpll}	3.44		3.24		-		ns				
t _{inhbidirpll}	0.00		0.00		-		ns				
t _{outcobidirpll}	0.50	3.37	0.50	3.69	-	-	ns				
t _{XZBIDIRPLL}		5.00		5.82		-	ns				
t _{ZXBIDIRPLL}		5.00		5.82		-	ns				

Tables 61 through 66 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

Table 61. EP20K100E f _{MAX} LE Timing Microparameters											
Symbol		-1		-2	-	3	Unit				
	Min	Max	Min	Max	Min	Max					
t _{SU}	0.25		0.25		0.25		ns				
t _H	0.25		0.25		0.25		ns				
t _{CO}		0.28		0.28		0.34	ns				
t _{LUT}		0.80		0.95		1.13	ns				

Table 62. EP20k	(100E f _{MAX} ESE	B Timing Micr	oparameters	1			
Symbol	-1			-2	-;	3	Unit
	Min	Max	Min	Max	Min	Max	
t _{ESBARC}		1.61		1.84		1.97	ns
t _{ESBSRC}		2.57		2.97		3.20	ns
t _{ESBAWC}		0.52		4.09		4.39	ns
t _{ESBSWC}		3.17		3.78		4.09	ns
t _{ESBWASU}	0.56		6.41		0.63		ns
t _{ESBWAH}	0.48		0.54		0.55		ns
t _{ESBWDSU}	0.71		0.80		0.81		ns
t _{ESBWDH}	.048		0.54		0.55		ns
t _{ESBRASU}	1.57		1.75		1.87		ns
t _{ESBRAH}	0.00		0.00		0.20		ns
t _{ESBWESU}	1.54		1.72		1.80		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	-0.16		-0.20		-0.20		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.12		0.08		0.13		ns
t _{ESBRADDRSU}	0.17		0.15		0.19		ns
t _{ESBDATACO1}		1.20		1.39		1.52	ns
t _{ESBDATACO2}		2.54		2.99		3.22	ns
t _{ESBDD}		3.06		3.56		3.85	ns
t _{PD}		1.73		2.02		2.20	ns
t _{PTERMSU}	1.11		1.26		1.38		ns
t _{PTERMCO}		1.19		1.40		1.08	ns

Table 63. EP20K100E f _{MAX} Routing Delays										
Symbol	-1 -2 -3									
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.24		0.27		0.29	ns			
t _{F5-20}		1.04		1.26		1.52	ns			
t _{F20+}		1.12		1.36		1.86	ns			

Table 80. EP20K	Table 80. EP20K300E f _{MAX} ESB Timing Microparameters										
Symbol	-	1		-2		3	Unit				
	Min	Max	Min	Max	Min	Max					
t _{ESBARC}		1.79		2.44		3.25	ns				
t _{ESBSRC}		2.40		3.12		4.01	ns				
t _{ESBAWC}		3.41		4.65		6.20	ns				
t _{ESBSWC}		3.68		4.68		5.93	ns				
t _{ESBWASU}	1.55		2.12		2.83		ns				
t _{ESBWAH}	0.00		0.00		0.00		ns				
t _{ESBWDSU}	1.71		2.33		3.11		ns				
t _{ESBWDH}	0.00		0.00		0.00		ns				
t _{ESBRASU}	1.72		2.34		3.13		ns				
t _{ESBRAH}	0.00		0.00		0.00		ns				
t _{ESBWESU}	1.63		2.36		3.28		ns				
t _{ESBWEH}	0.00		0.00		0.00		ns				
t _{ESBDATASU}	0.07		0.39		0.80		ns				
t _{ESBDATAH}	0.13		0.13		0.13		ns				
t _{ESBWADDRSU}	0.27		0.67		1.17		ns				
t _{ESBRADDRSU}	0.34		0.75		1.28		ns				
t _{ESBDATACO1}		1.03		1.20		1.40	ns				
t _{ESBDATACO2}		2.33		3.18		4.24	ns				
t _{ESBDD}		3.41		4.65		6.20	ns				
t _{PD}		1.68		2.29		3.06	ns				
t _{PTERMSU}	0.96		1.48		2.14		ns				
t _{PTERMCO}		1.05		1.22		1.42	ns				

Table 81. EP20K300E f _{MAX} Routing Delays											
Symbol		-1	-2		-	Unit					
	Min	Max	Min	Max	Min	Max					
t _{F1-4}		0.22		0.24		0.26	ns				
t _{F5-20}		1.33		1.43		1.58	ns				
t _{F20+}		3.63		3.93		4.35	ns				

Altera Corporation

Tables 97 through 102 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K1000E APEX 20KE devices.

Table 97. EP20K1000E f _{MAX} LE Timing Microparameters											
Symbol	-1 Spee	ed Grade	-2 Spe	ed Grade	-3 Spee	Unit					
	Min	Max	Min	Max	Min	Max					
t _{SU}	0.25		0.25		0.25		ns				
t _H	0.25		0.25		0.25		ns				
t _{CO}		0.28		0.32		0.33	ns				
t _{LUT}		0.80		0.95		1.13	ns				

Table 98. EP20K1000E f _{MAX} ESB Timing Microparameters											
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit				
	Min	Max	Min	Max	Min	Max	1				
t _{ESBARC}		1.78		2.02		1.95	ns				
t _{ESBSRC}		2.52		2.91		3.14	ns				
t _{ESBAWC}		3.52		4.11		4.40	ns				
t _{ESBSWC}		3.23		3.84		4.16	ns				
t _{ESBWASU}	0.62		0.67		0.61		ns				
t _{ESBWAH}	0.41		0.55		0.55		ns				
t _{ESBWDSU}	0.77		0.79		0.81		ns				
t _{ESBWDH}	0.41		0.55		0.55		ns				
t _{ESBRASU}	1.74		1.92		1.85		ns				
t _{ESBRAH}	0.00		0.01		0.23		ns				
t _{ESBWESU}	2.07		2.28		2.41		ns				
t _{ESBWEH}	0.00		0.00		0.00		ns				
t _{ESBDATASU}	0.25		0.27		0.29		ns				
t _{ESBDATAH}	0.13		0.13		0.13		ns				
t _{ESBWADDRSU}	0.11		0.04		0.11		ns				
t _{ESBRADDRSU}	0.14		0.11		0.16		ns				
t _{ESBDATACO1}		1.29		1.50		1.63	ns				
t _{ESBDATACO2}		2.55		2.99		3.22	ns				
t _{ESBDD}		3.12		3.57		3.85	ns				
t _{PD}		1.84		2.13		2.32	ns				
t _{PTERMSU}	1.08		1.19		1.32		ns				
t _{PTERMCO}		1.31		1.53		1.66	ns				

Г

٦

Table 110. Selectable I/O Standard Output Delays												
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit					
	Min	Max	Min	Max	Min	Max	Min					
LVCMOS		0.00		0.00		0.00	ns					
LVTTL		0.00		0.00		0.00	ns					
2.5 V		0.00		0.09		0.10	ns					
1.8 V		2.49		2.98		3.03	ns					
PCI		-0.03		0.17		0.16	ns					
GTL+		0.75		0.75		0.76	ns					
SSTL-3 Class I		1.39		1.51		1.50	ns					
SSTL-3 Class II		1.11		1.23		1.23	ns					
SSTL-2 Class I		1.35		1.48		1.47	ns					
SSTL-2 Class II		1.00		1.12		1.12	ns					
LVDS		-0.48		-0.48		-0.48	ns					
СТТ		0.00		0.00		0.00	ns					
AGP		0.00		0.00		0.00	ns					

Power Consumption

To estimate device power consumption, use the interactive power calculator on the Altera web site at **http://www.altera.com**.

Configuration & Operation

The APEX 20K architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

Operating Modes

The APEX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

Before and during device configuration, all I/O pins are pulled to $\rm V_{\rm CCIO}$ by a built-in weak pull-up resistor.