E·XFL

Altera - EP20K60EQI208-2X Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2560
Number of Logic Elements/Cells	2560
Total RAM Bits	32768
Number of I/O	148
Number of Gates	162000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k60eqi208-2x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Description

APEX[™] 20K devices are the first PLDs designed with the MultiCore architecture, which combines the strengths of LUT-based and productterm-based devices with an enhanced memory structure. LUT-based logic provides optimized performance and efficiency for data-path, registerintensive, mathematical, or digital signal processing (DSP) designs. Product-term-based logic is optimized for complex combinatorial paths, such as complex state machines. LUT- and product-term-based logic combined with memory functions and a wide variety of MegaCore and AMPP functions make the APEX 20K device architecture uniquely suited for system-on-a-programmable-chip designs. Applications historically requiring a combination of LUT-, product-term-, and memory-based devices can now be integrated into one APEX 20K device.

APEX 20KE devices are a superset of APEX 20K devices and include additional features such as advanced I/O standard support, CAM, additional global clocks, and enhanced ClockLock clock circuitry. In addition, APEX 20KE devices extend the APEX 20K family to 1.5 million gates. APEX 20KE devices are denoted with an "E" suffix in the device name (e.g., the EP20K1000E device is an APEX 20KE device). Table 8 compares the features included in APEX 20K and APEX 20KE devices.

Feature	APEX 20K Devices	APFX 20KF Devices
32/64-Bit, 33-MHz PCI	grades	Full compliance in -1, -2 speed grades
32/64-Bit, 66-MHz PCI	-	Full compliance in -1 speed grade
MultiVolt I/O	2.5-V or 3.3-V V _{CCIO}	1.8-V, 2.5-V, or 3.3-V V _{CCIO}
	V _{CCIO} selected for device	V _{CCIO} selected block-by-block
	Certain devices are 5.0-V tolerant	5.0-V tolerant with use of external resistor
ClockLock support	Clock delay reduction	Clock delay reduction
	2× and 4× clock multiplication	$m/(n \times v)$ or $m/(n \times k)$ clock multiplication
		Drive ClockLock output off-chip
		External clock feedback
		ClockShift
		LVDS support
		Up to four PLLs
		ClockShift, clock phase adjustment
Dedicated clock and input pins	Six	Eight
I/O standard support	2.5-V, 3.3-V, 5.0-V I/O	1.8-V, 2.5-V, 3.3-V, 5.0-V I/O
	3.3-V PCI	2.5-V I/O
	Low-voltage complementary	3.3-V PCI and PCI-X
	metal-oxide semiconductor	3.3-V Advanced Graphics Port (AGP)
	(LVCMOS)	Center tap terminated (CTT)
	Low-voltage transistor-to-transistor	GTL+
	logic (LVTTL)	LVCMOS
		True-LVDS and LVPECL data pins
		(In EP20K300E and larger devices)
		LVDS and LVPECL signaling (in all BGA
		and FineLine BGA devices)
		LVDS and LVPECL data pins up to
		156 Mbps (III - I speed grade devices)
		SSTL-3 Class Land II
Memory support	Dual-port BAM	CAM
	FIFO	Dual-port BAM
	BAM	FIFO
	BOM	BAM
		ROM

Functional Description

APEX 20K devices incorporate LUT-based logic, product-term-based logic, and memory into one device. Signal interconnections within APEX 20K devices (as well as to and from device pins) are provided by the FastTrack[®] Interconnect—a series of fast, continuous row and column channels that run the entire length and width of the device.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer and a register that can be used as either an input or output register to feed input, output, or bidirectional signals. When used with a dedicated clock pin, these registers provide exceptional performance. IOEs provide a variety of features, such as 3.3-V, 64-bit, 66-MHz PCI compliance; JTAG BST support; slew-rate control; and tri-state buffers. APEX 20KE devices offer enhanced I/O support, including support for 1.8-V I/O, 2.5-V I/O, LVCMOS, LVTTL, LVPECL, 3.3-V PCI, PCI-X, LVDS, GTL+, SSTL-2, SSTL-3, HSTL, CTT, and 3.3-V AGP I/O standards.

The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs ensures that the APEX 20K device can implement multiple wide memory blocks for high-density designs. The ESB's high speed ensures it can implement small memory blocks without any speed penalty. The abundance of ESBs ensures that designers can create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20K device.





Figure 6. APEX 20K Carry Chain

Figure 13. Product-Term Logic in ESB



Note to Figure 13:

(1) APEX 20KE devices have four dedicated clocks.

Macrocells

APEX 20K macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register.

Combinatorial logic is implemented in the product terms. The productterm select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform DeMorgan's inversion for more efficient implementation of wide OR functions. The Quartus II software Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20K macrocell.



Figure 14. APEX 20K Macrocell

For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.

Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



Figure 21. ESB in Input/Output Clock Mode

Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Altera Corporation



For more information on APEX 20KE devices and CAM, see *Application* Note 119 (Implementing High-Speed Search Applications with APEX CAM).

Driving Signals to the ESB

ESBs provide flexible options for driving control signals. Different clocks can be used for the ESB inputs and outputs. Registers can be inserted independently on the data input, data output, read address, write address, WE, and RE signals. The global signals and the local interconnect can drive the WE and RE signals. The global signals, dedicated clock pins, and local interconnect can drive the ESB clock signals. Because the LEs drive the local interconnect, the LEs can control the WE and RE signals and the ESB clock, clock enable, and asynchronous clear signals. Figure 24 shows the ESB control signal generation logic.





(1) APEX 20KE devices have four dedicated clocks.

An ESB is fed by the local interconnect, which is driven by adjacent LEs (for high-speed connection to the ESB) or the MegaLAB interconnect. The ESB can drive the local, MegaLAB, or FastTrack Interconnect routing structure to drive LEs and IOEs in the same MegaLAB structure or anywhere in the device.



Figure 25. APEX 20K Bidirectional I/O Registers Note (1)



Altera Corporation

APEX 20KE devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KE IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KE IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II software compiler can set these delays automatically to minimize setup time while providing a zero hold time.

Table 11 describes the APEX 20KE programmable delays and their logic options in the Quartus II software.

Table 11. APEX 20KE Programmable Delay Chains						
Programmable Delays	Quartus II Logic Option					
Input Pin to Core Delay	Decrease input delay to internal cells					
Input Pin to Input Register Delay	Decrease input delay to input registers					
Core to Output Register Delay	Decrease input delay to output register					
Output Register t_{CO} Delay	Increase delay to output pin					
Clock Enable Delay	Increase clock enable delay					

The register in the APEX 20KE IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. Figure 26 shows how fast bidirectional I/O pins are implemented in APEX 20KE devices. This feature is useful for cases where the APEX 20KE device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20K devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20K devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20K devices support the JTAG instructions shown in Table 19. Although EP20K1500E devices support the JTAG BYPASS and SignalTap instructions, they do not support boundary-scan testing or the use of the JTAG port for configuration.

Table 19. APEX 2UK JTAG Instructions						
JTAG Instruction	Description					
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer.					
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.					
BYPASS (1)	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.					
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.					
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.					
ICR Instructions	Used when configuring an APEX 20K device via the JTAG port with a MasterBlaster [™] or ByteBlasterMV [™] download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.					
SignalTap Instructions (1)	Monitors internal device operation with the SignalTap embedded logic analyzer.					

able 19 APFX 20K .ITAG Instruction

Note to Table 19:

(1) The EP20K1500E device supports the JTAG BYPASS instruction and the SignalTap instructions.

TADIE 21. 32-BIT APEX ZUK DEVICE IDCUDE										
Device	IDCODE (32 Bits) (1)									
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer Identity (11 Bits)	1 (1 Bit) (2)						
EP20K30E	0000	1000 0000 0011 0000	000 0110 1110	1						
EP20K60E	0000	1000 0000 0110 0000	000 0110 1110	1						
EP20K100	0000	0000 0100 0001 0110	000 0110 1110	1						
EP20K100E	0000	1000 0001 0000 0000	000 0110 1110	1						
EP20K160E	0000	1000 0001 0110 0000	000 0110 1110	1						
EP20K200	0000	0000 1000 0011 0010	000 0110 1110	1						
EP20K200E	0000	1000 0010 0000 0000	000 0110 1110	1						
EP20K300E	0000	1000 0011 0000 0000	000 0110 1110	1						
EP20K400	0000	0001 0110 0110 0100	000 0110 1110	1						
EP20K400E	0000	1000 0100 0000 0000	000 0110 1110	1						
EP20K600E	0000	1000 0110 0000 0000	000 0110 1110	1						
EP20K1000E	0000	1001 0000 0000 0000	000 0110 1110	1						

- -- -_ _ .

Notes to Table 21:

The most significant bit (MSB) is on the left. (1)

(2) The IDCODE's least significant bit (LSB) is always 1.

Figure 31 shows the timing requirements for the JTAG signals.





Altera Corporation



Figure 32. APEX 20K AC Test Conditions Note (1)

Note to Figure 32:

Power supply transients can affect AC measurements. Simultaneous transitions of (1) multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Operating **Conditions**

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

Table 2	tes (1), (2)				
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage	With respect to ground (3)	-0.5	3.6	V
V _{CCIO}			-0.5	4.6	V
VI	DC input voltage		-2.0	5.75	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
ТJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C
		Ceramic PGA packages, under bias		150	°C

Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings	Notes (1), (2)
---	----------------

Table 43. EP20K100 External Timing Parameters								
Symbol	-1 Spe	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		
	Min	Мах	Min	Max	Min	Max		
t _{INSU} (1)	2.3		2.8		3.2		ns	
t _{INH} (1)	0.0		0.0		0.0		ns	
t _{OUTCO} (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns	
t _{INSU} (2)	1.1		1.2		-		ns	
t _{INH} (2)	0.0		0.0		-		ns	
t _{OUTCO} (2)	0.5	2.7	0.5	3.1	_	4.8	ns	

Table 44. EP20K100 External Bidirectional Timing Parameters								
Symbol	-1 Spe	ed Grade	-2 Spe	-2 Speed Grade		-3 Speed Grade		
	Min	Мах	Min	Max	Min	Max		
t _{INSUBIDIR} (1)	2.3		2.8		3.2		ns	
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns	
t _{OUTCOBIDIR}	2.0	4.5	2.0	4.9	2.0	6.6	ns	
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns	
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns	
t _{INSUBIDIR} (2)	1.0		1.2		-		ns	
t _{inhbidir} (2)	0.0		0.0		-		ns	
toutcobidir <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns	
t _{XZBIDIR} (2)		4.3		5.0		-	ns	
t _{ZXBIDIR} (2)		4.3		5.0		-	ns	

Table 45. EP20K200 External Timing Parameters								
Symbol	-1 Spec	ed Grade	-2 Speed Grade		-3 Spee	-3 Speed Grade		
	Min	Max	Min	Мах	Min	Мах		
t _{INSU} (1)	1.9		2.3		2.6		ns	
t _{INH} (1)	0.0		0.0		0.0		ns	
t _{OUTCO} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns	
t _{INSU} (2)	1.1		1.2		-		ns	
t _{INH} (2)	0.0		0.0		-		ns	
t _{оитсо} <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns	

Table 56. EP20K60E f _{MAX} ESB Timing Microparameters							
Symbol	-1			-2	-3		Unit
	Min	Max	Min	Мах	Min	Max	
t _{ESBARC}		1.83		2.57		3.79	ns
t _{ESBSRC}		2.46		3.26		4.61	ns
t _{ESBAWC}		3.50		4.90		7.23	ns
t _{ESBSWC}		3.77		4.90		6.79	ns
t _{ESBWASU}	1.59		2.23		3.29		ns
t _{ESBWAH}	0.00		0.00		0.00		ns
t _{ESBWDSU}	1.75		2.46		3.62		ns
t _{ESBWDH}	0.00		0.00		0.00		ns
t _{ESBRASU}	1.76		2.47		3.64		ns
t _{ESBRAH}	0.00		0.00		0.00		ns
t _{ESBWESU}	1.68		2.49		3.87		ns
t _{ESBWEH}	0.00		0.00		0.00		ns
t _{ESBDATASU}	0.08		0.43		1.04		ns
t _{ESBDATAH}	0.13		0.13		0.13		ns
t _{ESBWADDRSU}	0.29		0.72		1.46		ns
t _{ESBRADDRSU}	0.36		0.81		1.58		ns
t _{ESBDATACO1}		1.06		1.24		1.55	ns
t _{ESBDATACO2}		2.39		3.35		4.94	ns
t _{ESBDD}		3.50		4.90		7.23	ns
t _{PD}		1.72		2.41		3.56	ns
t _{PTERMSU}	0.99		1.56		2.55		ns
t _{PTERMCO}		1.07		1.26		1.08	ns

Table 69. EP20K160E f _{MAX} Routing Delays										
Symbol	-1		-2		-3		Unit			
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.25		0.26		0.28	ns			
t _{F5-20}		1.00		1.18		1.35	ns			
t _{F20+}		1.95		2.19		2.30	ns			

Symbol	-	1	-	2	-3	1	Unit
	Min	Max	Min	Max	Min	Max	
t _{CH}	1.34		1.43		1.55		ns
t _{CL}	1.34		1.43		1.55		ns
t _{CLRP}	0.18		0.19		0.21		ns
t _{PREP}	0.18		0.19		0.21		ns
t _{ESBCH}	1.34		1.43		1.55		ns
t _{ESBCL}	1.34		1.43		1.55		ns
t _{ESBWP}	1.15		1.45		1.73		ns
t _{ESBRP}	0.93		1.15		1.38		ns

Table 71. EP20K160E External Timing Parameters											
Symbol	-1			-2		}	Unit				
	Min	Max	Min	Max	Min	Max					
t _{INSU}	2.23		2.34		2.47		ns				
t _{INH}	0.00		0.00		0.00		ns				
t _{outco}	2.00	5.07	2.00	5.59	2.00	6.13	ns				
t _{INSUPLL}	2.12		2.07		-		ns				
t _{INHPLL}	0.00		0.00		-		ns				
t _{outcopll}	0.50	3.00	0.50	3.35	-	-	ns				

Table 78. EP20K20	Table 78. EP20K200E External Bidirectional Timing Parameters											
Symbol	-1		-	2	-	Unit						
	Min	Max	Min	Max	Min	Max						
t _{INSUBIDIR}	2.81		3.19		3.54		ns					
t _{inhbidir}	0.00		0.00		0.00		ns					
t _{outcobidir}	2.00	5.12	2.00	5.62	2.00	6.11	ns					
t _{xzbidir}		7.51		8.32		8.67	ns					
t _{ZXBIDIR}		7.51		8.32		8.67	ns					
t _{insubidirpll}	3.30		3.64		-		ns					
t _{inhbidirpll}	0.00		0.00		-		ns					
t _{outcobidirpll}	0.50	3.01	0.50	3.36	-	-	ns					
t _{xzbidirpll}		5.40		6.05		-	ns					
t _{ZXBIDIRPLL}		5.40		6.05		-	ns					

Tables 79 through 84 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K300E APEX 20KE devices.

Table 79. EP20K300E f _{MAX} LE Timing Microparameters										
Symbol		·1	-2		-	Unit				
	Min	Max	Min	Max	Min	Max				
t _{SU}	0.16		0.17		0.18		ns			
t _H	0.31		0.33		0.38		ns			
t _{CO}		0.28		0.38		0.51	ns			
t _{LUT}		0.79		1.07		1.43	ns			

Table 94. EP	Table 94. EP20K600E Minimum Pulse Width Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		l Grade	Unit					
	Min	Max	Min	Max	Min	Max						
t _{CH}	2.00		2.50		2.75		ns					
t _{CL}	2.00		2.50		2.75		ns					
t _{CLRP}	0.18		0.26		0.34		ns					
t _{PREP}	0.18		0.26		0.34		ns					
t _{ESBCH}	2.00		2.50		2.75		ns					
t _{ESBCL}	2.00		2.50		2.75		ns					
t _{ESBWP}	1.17		1.68		2.18		ns					
t _{ESBRP}	0.95		1.35		1.76		ns					

Table 95. EP2	Table 95. EP20K600E External Timing Parameters											
Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		d Grade	Unit					
	Min	Max	Min	Max	Min	Max						
t _{INSU}	2.74		2.74		2.87		ns					
t _{INH}	0.00		0.00		0.00		ns					
t _{outco}	2.00	5.51	2.00	6.06	2.00	6.61	ns					
tINSUPLL	1.86		1.96		-		ns					
t _{INHPLL}	0.00		0.00		-		ns					
toutcopll	0.50	2.62	0.50	2.91	-	-	ns					

Table 96. EP20K60	Table 96. EP20K600E External Bidirectional Timing Parameters											
Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Spee	Unit						
	Min	Max	Min	Мах	Min	Max						
t _{insubidir}	0.64		0.98		1.08		ns					
t _{inhbidir}	0.00		0.00		0.00		ns					
t _{outcobidir}	2.00	5.51	2.00	6.06	2.00	6.61	ns					
t _{XZBIDIR}		6.10		6.74		7.10	ns					
t _{ZXBIDIR}		6.10		6.74		7.10	ns					
t _{insubidirpll}	2.26		2.68		-		ns					
t _{inhbidirpll}	0.00		0.00		-		ns					
toutcobidirpll	0.50	2.62	0.50	2.91	-	-	ns					
t _{XZBIDIRPLL}		3.21		3.59		-	ns					
t _{ZXBIDIRPLL}		3.21		3.59		-	ns					

APEX 20K Programmable Logic Device Family Data Sheet

Table 99. EP20K1000E f _{MAX} Routing Delays										
Symbol	-1 Spe	-1 Speed Grade		-2 Speed Grade		d Grade	Unit			
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.27		0.27		0.27	ns			
t _{F5-20}		1.45		1.63		1.75	ns			
t _{F20+}		4.15		4.33		4.97	ns			

Table 100. El	Table 100. EP20K1000E Minimum Pulse Width Timing Parameters										
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		l Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{CH}	1.25		1.43		1.67		ns				
t _{CL}	1.25		1.43		1.67		ns				
t _{CLRP}	0.20		0.20		0.20		ns				
t _{PREP}	0.20		0.20		0.20		ns				
t _{ESBCH}	1.25		1.43		1.67		ns				
t _{ESBCL}	1.25		1.43		1.67		ns				
t _{ESBWP}	1.28		1.51		1.65		ns				
t _{ESBRP}	1.11		1.29		1.41		ns				

Table 101. EF	Table 101. EP20K1000E External Timing Parameters											
Symbol	-1 Spee	-1 Speed Grade		-2 Speed Grade		d Grade	Unit					
	Min	Max	Min	Max	Min	Мах						
t _{INSU}	2.70		2.84		2.97		ns					
t _{INH}	0.00		0.00		0.00		ns					
t _{outco}	2.00	5.75	2.00	6.33	2.00	6.90	ns					
t _{INSUPLL}	1.64		2.09		-		ns					
t _{INHPLL}	0.00		0.00		-		ns					
t _{outcopll}	0.50	2.25	0.50	2.99	-	-	ns					

Table 106. EP20K1500E Minimum Pulse Width Timing Parameters											
Symbol	-1 Spee	d Grade	-2 Spee	-2 Speed Grade		Grade	Unit				
	Min	Max	Min	Max	Min	Max					
t _{CH}	1.25		1.43		1.67		ns				
t _{CL}	1.25		1.43		1.67		ns				
t _{CLRP}	0.20		0.20		0.20		ns				
t _{PREP}	0.20		0.20		0.20		ns				
t _{ESBCH}	1.25		1.43		1.67		ns				
t _{ESBCL}	1.25		1.43		1.67		ns				
t _{ESBWP}	1.28		1.51		1.65		ns				
t _{ESBRP}	1.11		1.29		1.41		ns				

Table 107. EP20K1500E External Timing Parameters							
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSU}	3.09		3.30		3.58		ns
t _{INH}	0.00		0.00		0.00		ns
tоитсо	2.00	6.18	2.00	6.81	2.00	7.36	ns
tINSUPLL	1.94		2.08		-		ns
t _{INHPLL}	0.00		0.00		-		ns
t outcopll	0.50	2.67	0.50	2.99	-	-	ns