E·XFI

Altera - EP20K60ETC144-1X Datasheet



Welcome to E-XFL.COM

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Deta	il	s

Details	
Product Status	Active
Number of LABs/CLBs	2560
Number of Logic Elements/Cells	2560
Total RAM Bits	32768
Number of I/O	92
Number of Gates	162000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=ep20k60etc144-1x

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 5. APEX 20K FineLine BGA Package Options & I/O Count Notes (1), (2)					
Device	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin
EP20K30E	93	128			
EP20K60E	93	196			
EP20K100		252			
EP20K100E	93	246			
EP20K160E			316		
EP20K200			382		
EP20K200E			376	376	
EP20K300E				408	
EP20K400				502 (3)	
EP20K400E				488 (3)	
EP20K600E				508 (3)	588
EP20K1000E				508 (3)	708
EP20K1500E					808

Notes to Tables 4 and 5:

Г

- (1) I/O counts include dedicated input and clock pins.
- (2) APEX 20K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat pack (RQFP), 1.27-mm pitch ball-grid array (BGA), 1.00-mm pitch FineLine BGA, and pin-grid array (PGA) packages.
- (3) This device uses a thermally enhanced package, which is taller than the regular package. Consult the *Altera Device Package Information Data Sheet* for detailed package size information.

Table 6. APEX 20	Table 6. APEX 20K QFP, BGA & PGA Package Sizes					
Feature	144-Pin TQFP	208-Pin QFP	240-Pin QFP	356-Pin BGA	652-Pin BGA	655-Pin PGA
Pitch (mm)	0.50	0.50	0.50	1.27	1.27	-
Area (mm ²)	484	924	1,218	1,225	2,025	3,906
$\begin{array}{l} \text{Length} \times \text{Width} \\ \text{(mm} \times \text{mm)} \end{array}$	22 × 22	30.4 × 30.4	34.9 × 34.9	35 × 35	45 × 45	62.5 × 62.5

Table 7. APEX 20K FineLine BGA Package Sizes					
Feature	144 Pin	324 Pin	484 Pin	672 Pin	1,020 Pin
Pitch (mm)	1.00	1.00	1.00	1.00	1.00
Area (mm ²)	169	361	529	729	1,089
$\text{Length} \times \text{Width} \text{ (mm} \times \text{mm)}$	13 × 13	19×19	23 × 23	27 × 27	33 × 33

1

Each LAB contains dedicated logic for driving control signals to its LEs and ESBs. The control signals include clock, clock enable, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, and synchronous load signals. A maximum of six control signals can be used at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use two clocks and two clock enable signals. Each LAB's clock and clock enable signals are linked (e.g., any LE in a particular LAB using CLK1 will also use CLKENA1). LEs with the same clock but different clock enable signals either use both clock signals in one LAB or are placed into separate LABs.

If both the rising and falling edges of a clock are used in a LAB, both LABwide clock signals are used.

The LAB-wide control signals can be generated from the LAB local interconnect, global signals, and dedicated clock pins. The inherent low skew of the FastTrack Interconnect enables it to be used for clock distribution. Figure 4 shows the LAB control signal generation circuit.



Figure 4. LAB Control Signal Generation

Notes to Figure 4:

- APEX 20KE devices have four dedicated clocks. (1)
- The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the (2) LAB.
- (3)The SYNCCLR signal can be generated by the local interconnect or global signals.

LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.





A row line can be driven directly by LEs, IOEs, or ESBs in that row. Further, a column line can drive a row line, allowing an LE, IOE, or ESB to drive elements in a different row via the column and row interconnect. The row interconnect drives the MegaLAB interconnect to drive LEs, IOEs, or ESBs in a particular MegaLAB structure.

A column line can be directly driven by LEs, IOEs, or ESBs in that column. A column line on a device's left or right edge can also be driven by row IOEs. The column line is used to route signals from one row to another. A column line can drive a row line; it can also drive the MegaLAB interconnect directly, allowing faster connections between rows.

Figure 10 shows how the FastTrack Interconnect uses the local interconnect to drive LEs within MegaLAB structures.





Embedded System Block

The ESB can implement various types of memory blocks, including dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input and output registers; the input registers synchronize writes, and the output registers can pipeline designs to improve system performance. The ESB offers a dual-port mode, which supports simultaneous reads and writes at two different clock frequencies. Figure 17 shows the ESB block diagram.





Read/Write Clock Mode

The read/write clock mode contains two clocks. One clock controls all registers associated with writing: data input, WE, and write address. The other clock controls all registers associated with reading: read enable (RE), read address, and data output. The ESB also supports clock enable and asynchronous clear signals; these signals also control the read and write registers independently. Read/write clock mode is commonly used for applications where reads and writes occur at different system frequencies. Figure 20 shows the ESB in read/write clock mode.



Notes to Figure 20:

- (1) All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.
- (2) APEX 20KE devices have four dedicated clocks.

Input/Output Clock Mode

The input/output clock mode contains two clocks. One clock controls all registers for inputs into the ESB: data input, WE, RE, read address, and write address. The other clock controls the ESB data output registers. The ESB also supports clock enable and asynchronous clear signals; these signals also control the reading and writing of registers independently. Input/output clock mode is commonly used for applications where the reads and writes occur at the same system frequency, but require different clock enable signals for the input and output registers. Figure 21 shows the ESB in input/output clock mode.



Figure 21. ESB in Input/Output Clock Mode

Notes to Figure 21:

All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset. (1)APEX 20KE devices have four dedicated clocks. (2)

Single-Port Mode

The APEX 20K ESB also supports a single-port mode, which is used when simultaneous reads and writes are not required. See Figure 22.

Altera Corporation



Figure 23. APEX 20KE CAM Block Diagram

CAM can be used in any application requiring high-speed searches, such as networking, communications, data compression, and cache management.

The APEX 20KE on-chip CAM provides faster system performance than traditional discrete CAM. Integrating CAM and logic into the APEX 20KE device eliminates off-chip and on-chip delays, improving system performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or deeper CAM can be implemented by combining multiple CAMs with some ancillary logic implemented in LEs. The Quartus II software combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing "don't care" bits into words of the memory. The "don't-care" bit can be used as a mask for CAM comparisons; any bit set to "don't-care" has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the ESB outputs an encoded address of the data's location. For instance, if the data is located in address 12, the ESB output is 12. When unencoded, the ESB uses its 16 outputs to show the location of the data over two clock cycles. In this case, if the data is located in address 12, the 12th output line goes high. When using unencoded outputs, two clock cycles are required to read the output because a 16-bit output bus is used to show the status of 32 words.

The encoded output is better suited for designs that ensure duplicate data is not written into the CAM. If duplicate data is written into two locations, the CAM's output will be incorrect. If the CAM may contain duplicate data, the unencoded output is a better solution; CAM with unencoded outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be written during system operation. In most cases, two clock cycles are required to write each word into CAM. When "don't-care" bits are used, a third clock cycle is required.

Under hot socketing conditions, APEX 20KE devices will not sustain any damage, but the I/O pins will drive out.

MultiVolt I/O Interface

The APEX device architecture supports the MultiVolt I/O interface feature, which allows APEX devices in all packages to interface with systems of different supply voltages. The devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The APEX 20K VCCINT pins must always be connected to a 2.5 V power supply. With a 2.5-V V_{CCINT} level, input pins are 2.5-V, 3.3-V, and 5.0-V tolerant. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V or 5.0-V systems.

Table 12.	Table 12. 5.0-V Tolerant APEX 20K MultiVolt I/O Support					
V _{CCIO} (V)	In	Input Signals (V) Output Signals (V)			(V)	
	2.5	3.3	5.0	2.5	3.3	5.0
2.5	\checkmark	√ (1)	✓(1)	~		
3.3	\checkmark	 Image: A second s	√ (1)	√ (2)	~	 Image: A set of the set of the

Table 12 summarizes 5.0-V tolerant APEX 20K MultiVolt I/O support.

Notes to Table 12:

- The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}.
- (2) When $V_{CCIO} = 3.3 \text{ V}$, an APEX 20K device can drive a 2.5-V device with 3.3-V tolerant inputs.

Open-drain output pins on 5.0-V tolerant APEX 20K devices (with a pullup resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a V_{IH} of 3.5 V. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pullup resistor and load impedance. The I_{OL} current specification should be considered when selecting a pull-up resistor. The APEX 20K device instruction register length is 10 bits. The APEX 20K device USERCODE register length is 32 bits. Tables 20 and 21 show the boundary-scan register length and device IDCODE information for APEX 20K devices.

Table 20. APEX 20K Boundary-Scan Register Length				
Device	Boundary-Scan Register Length			
EP20K30E	420			
EP20K60E	624			
EP20K100	786			
EP20K100E	774			
EP20K160E	984			
EP20K200	1,176			
EP20K200E	1,164			
EP20K300E	1,266			
EP20K400	1,536			
EP20K400E	1,506			
EP20K600E	1,806			
EP20K1000E	2,190			
EP20K1500E	1 (1)			

Note to Table 20:

(1) This device does not support JTAG boundary scan testing.

Table 2	6. APEX 20K 5.0-V Tolerant D	Device Capacitance Notes (2), (14)			
Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF

Notes to Tables 23 through 26:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- All APEX 20K devices are 5.0-V tolerant. (2)
- (3) Minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- Numbers in parentheses are for industrial-temperature-range devices. (4)
- Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically. (5)
- All pins, including dedicated inputs, clock I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are (6) powered.
- (7)Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ or 3.3 V.
- These values are specified in the APEX 20K device recommended operating conditions, shown in Table 26 on (8)page 62.
- (9) The APEX 20K input buffers are compatible with 2.5-V and 3.3-V (LVTTL and LVCMOS) signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 33 on page 68.
- (10) The I_{OH} parameter refers to high-level TTL, PCI or CMOS output current.
- (11) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (12) This value is specified for normal device operation. The value may vary during power-up.
- (13) Pin pull-up resistance values will be lower if an external source drives the pin higher than V_{CCIO} .
- (14) Capacitance is sample-tested only.

Tables 27 through 30 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 1.8-V APEX 20KE devices.

Table 2	Table 27. APEX 20KE Device Absolute Maximum Ratings Note (1)				
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage	With respect to ground (2)	-0.5	2.5	V
V _{CCIO}			-0.5	4.6	V
VI	DC input voltage		-0.5	4.6	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
Τ _J	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C
		Ceramic PGA packages, under bias		150	°C

Table 2	Table 29. APEX 20KE Device DC Operating Conditions Notes (7), (8), (9)					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IH}	High-level LVTTL, CMOS, or 3.3-V PCI input voltage		1.7, 0.5 × V _{CCIO} (10)		4.1	V
V _{IL}	Low-level LVTTL, CMOS, or 3.3-V PCI input voltage		-0.5		0.8, 0.3 × V _{CCIO} (10)	V
V _{OH}	3.3-V high-level LVTTL output voltage	I _{OH} = -12 mA DC, V _{CCIO} = 3.00 V (11)	2.4			V
	3.3-V high-level LVCMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V (11)	V _{CCIO} – 0.2			V
	3.3-V high-level PCI output voltage	I _{OH} = -0.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (11)	$0.9 imes V_{CCIO}$			V
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V (11)	2.1			V
		I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V (11)	2.0			V
		I _{OH} = -2 mA DC, V _{CCIO} = 2.30 V (11)	1.7			V
V _{OL}	3.3-V low-level LVTTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V <i>(12)</i>			0.4	V
	3.3-V low-level LVCMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V (<i>12</i>)			0.2	V
	3.3-V low-level PCI output voltage	$I_{OL} = 1.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V}$ (12)			0.1 × V _{CCIO}	V
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (<i>12</i>)			0.2	V
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.4	V
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.7	V
I _I	Input pin leakage current	V ₁ = 4.1 to -0.5 V (13)	-10		10	μΑ
I _{OZ}	Tri-stated I/O pin leakage current	V _O = 4.1 to -0.5 V (13)	-10		10	μA
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V _I = ground, no load, no toggling inputs, -1 speed grade		10		mA
		V ₁ = ground, no load, no toggling inputs, -2, -3 speed grades		5		mA
R _{CONF}	Value of I/O pin pull-up resistor	V _{CCIO} = 3.0 V (14)	20		50	kΩ
	before and during configuration	V _{CCIO} = 2.375 V (14)	30		80	kΩ
		V _{CCIO} = 1.71 V (14)	60		150	kΩ

Figure 39. ESB Synchronous Timing Waveforms



ESB Synchronous Write (ESB Output Registers Used)



Figure 40 shows the timing model for bidirectional I/O pin timing.



Figure 40. Synchronous Bidirectional Pin External Timing

Notes to Figure 40:

- (1) The output enable and input registers are LE registers in the LAB adjacent to a bidirectional row pin. The output enable register is set with "Output Enable Routing= Signal-Pin" option in the Quartus II software.
- (2) The LAB adjacent input register is set with "Decrease Input Delay to Internal Cells= Off". This maintains a zero hold time for lab adjacent registers while giving a fast, position independent setup time. A faster setup time with zero hold time is possible by setting "Decrease Input Delay to Internal Cells= ON" and moving the input register farther away from the bidirectional pin. The exact position where zero hold occurs with the minimum setup time, varies with device density and speed grade.

Table 31 describes the f_{MAX} timing parameters shown in Figure 36 on page 68.

Table 31. APEX 20K f _{MAX} Timing Parameters (Part 1 of 2)			
Symbol	Parameter		
t _{SU}	LE register setup time before clock		
t _H	LE register hold time after clock		
t _{CO}	LE register clock-to-output delay		
t _{LUT}	LUT delay for data-in		
t _{ESBRC}	ESB Asynchronous read cycle time		
t _{ESBWC}	ESB Asynchronous write cycle time		
t _{ESBWESU}	ESB WE setup time before clock when using input register		
t _{ESBDATASU}	ESB data setup time before clock when using input register		
t _{ESBDATAH}	ESB data hold time after clock when using input register		
t _{ESBADDRSU}	ESB address setup time before clock when using input registers		
t _{ESBDATACO1}	ESB clock-to-output delay when using output registers		

Table 31. APEX 20K f _{MAX} Timing Parameters (Part 2 of 2)		
Symbol	Parameter	
t _{ESBDATACO2}	ESB clock-to-output delay without output registers	
t _{ESBDD}	ESB data-in to data-out delay for RAM mode	
t _{PD}	ESB macrocell input to non-registered output	
t _{PTERMSU}	ESB macrocell register setup time before clock	
t _{PTERMCO}	ESB macrocell register clock-to-output delay	
t _{F1-4}	Fanout delay using local interconnect	
t _{F5-20}	Fanout delay using MegaLab Interconnect	
t _{F20+}	Fanout delay using FastTrack Interconnect	
t _{CH}	Minimum clock high time from clock pin	
t _{CL}	Minimum clock low time from clock pin	
t _{CLRP}	LE clear pulse width	
t _{PREP}	LE preset pulse width	
t _{ESBCH}	Clock high time	
t _{ESBCL}	Clock low time	
t _{ESBWP}	Write pulse width	
t _{ESBRP}	Read pulse width	

Tables 32 and 33 describe APEX 20K external timing parameters.

Table 32. APEX 20K External Timing Parameters Note (1)							
Symbol	Clock Parameter						
t _{INSU}	Setup time with global clock at IOE register						
t _{INH}	old time with global clock at IOE register						
t _{оитсо}	Clock-to-output delay with global clock at IOE register						

Table 33. APEX 20K External Bidirectional Timing Parameters Note (1)								
Symbol	Parameter	Conditions						
t _{INSUBIDIR}	Setup time for bidirectional pins with global clock at same-row or same- column LE register							
t _{INHBIDIR}	Hold time for bidirectional pins with global clock at same-row or same-column LE register							
^t OUTCOBIDIR	Clock-to-output delay for bidirectional pins with global clock at IOE register	C1 = 10 pF						
t _{XZBIDIR}	Synchronous IOE output buffer disable delay	C1 = 10 pF						
t _{ZXBIDIR}	Synchronous IOE output buffer enable delay, slow slew rate = off	C1 = 10 pF						

Symbol	-1 Spee	ed Grade	-2 Spee	ed Grade	-3 Spee	-3 Speed Grade		
	Min	Max	Min	Max	Min	Max		
t _{SU}	0.1		0.3		0.6		ns	
t _H	0.5		0.8		0.9		ns	
t _{CO}		0.1		0.4		0.6	ns	
t _{LUT}		1.0		1.2		1.4	ns	
t _{ESBRC}		1.7		2.1		2.4	ns	
t _{ESBWC}		5.7		6.9		8.1	ns	
t _{ESBWESU}	3.3		3.9		4.6		ns	
t _{ESBDATASU}	2.2		2.7		3.1		ns	
t _{ESBDATAH}	0.6		0.8		0.9		ns	
t _{ESBADDRSU}	2.4		2.9		3.3		ns	
t _{ESBDATACO1}		1.3		1.6		1.8	ns	
t _{ESBDATACO2}		2.5		3.1		3.6	ns	
t _{ESBDD}		2.5		3.3		3.6	ns	
t _{PD}		2.5		3.1		3.6	ns	
t _{PTERMSU}	1.7		2.1		2.4		ns	
t _{PTERMCO}		1.0		1.2		1.4	ns	
t _{F1-4}		0.4		0.5		0.6	ns	
t _{F5-20}		2.6		2.8		2.9	ns	
t _{F20+}		3.7		3.8		3.9	ns	
t _{CH}	2.0		2.5		3.0		ns	
t _{CL}	2.0		2.5		3.0		ns	
t _{CLRP}	0.5		0.6		0.8		ns	
t _{PREP}	0.5		0.5		0.5		ns	
t _{ESBCH}	2.0		2.5		3.0		ns	
t _{ESBCL}	2.0		2.5		3.0		ns	
t _{ESBWP}	1.5		1.9		2.2		ns	
t _{ESBRP}	1.0		1.2		1.4		ns	

Tables 43 through 48 show the I/O external and external bidirectional timing parameter values for EP20K100, EP20K200, and EP20K400 APEX 20K devices.

Tables 55 through 60 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K60E APEX 20KE devices.

Table 55. EP20K60E f _{MAX} LE Timing Microparameters										
Symbol	Symbol -1		-2		-3		Unit			
	Min	Max	Min	Max	Min	Max				
t _{SU}	0.17		0.15		0.16		ns			
t _H	0.32		0.33		0.39		ns			
t _{CO}		0.29		0.40		0.60	ns			
t _{LUT}		0.77		1.07		1.59	ns			

Table 56. EP20K	Table 56. EP20K60E f _{MAX} ESB Timing Microparameters								
Symbol	-	·1		-2	-	-3			
	Min	Max	Min	Мах	Min	Max			
t _{ESBARC}		1.83		2.57		3.79	ns		
t _{ESBSRC}		2.46		3.26		4.61	ns		
t _{ESBAWC}		3.50		4.90		7.23	ns		
t _{ESBSWC}		3.77		4.90		6.79	ns		
t _{ESBWASU}	1.59		2.23		3.29		ns		
t _{ESBWAH}	0.00		0.00		0.00		ns		
t _{ESBWDSU}	1.75		2.46		3.62		ns		
t _{ESBWDH}	0.00		0.00		0.00		ns		
t _{ESBRASU}	1.76		2.47		3.64		ns		
t _{ESBRAH}	0.00		0.00		0.00		ns		
t _{ESBWESU}	1.68		2.49		3.87		ns		
t _{ESBWEH}	0.00		0.00		0.00		ns		
t _{ESBDATASU}	0.08		0.43		1.04		ns		
t _{ESBDATAH}	0.13		0.13		0.13		ns		
t _{ESBWADDRSU}	0.29		0.72		1.46		ns		
t _{ESBRADDRSU}	0.36		0.81		1.58		ns		
t _{ESBDATACO1}		1.06		1.24		1.55	ns		
t _{ESBDATACO2}		2.39		3.35		4.94	ns		
t _{ESBDD}		3.50		4.90		7.23	ns		
t _{PD}		1.72		2.41		3.56	ns		
t _{PTERMSU}	0.99		1.56		2.55		ns		
t _{PTERMCO}		1.07		1.26		1.08	ns		

Table 60. EP20K60E External Bidirectional Timing Parameters									
Symbol	-	1	-:	2	-	Unit			
	Min	Max	Min	Max	Min	Max			
t _{insubidir}	2.77		2.91		3.11		ns		
t _{inhbidir}	0.00		0.00		0.00		ns		
t _{outcobidir}	2.00	4.84	2.00	5.31	2.00	5.81	ns		
t _{xzbidir}		6.47		7.44		8.65	ns		
t _{zxbidir}		6.47		7.44		8.65	ns		
t _{insubidirpll}	3.44		3.24		-		ns		
t _{inhbidirpll}	0.00		0.00		-		ns		
t _{outcobidirpll}	0.50	3.37	0.50	3.69	-	-	ns		
t _{xzbidirpll}		5.00		5.82		-	ns		
t _{ZXBIDIRPLL}		5.00		5.82		-	ns		

Tables 61 through 66 describe f_{MAX} LE Timing Microparameters, f_{MAX} ESB Timing Microparameters, f_{MAX} Routing Delays, Minimum Pulse Width Timing Parameters, External Timing Parameters, and External Bidirectional Timing Parameters for EP20K100E APEX 20KE devices.

Table 61. EP20K100E f _{MAX} LE Timing Microparameters										
Symbol	Symbol -1		-2		-	Unit				
	Min	Max	Min	Max	Min	Max				
t _{SU}	0.25		0.25		0.25		ns			
t _H	0.25		0.25		0.25		ns			
t _{CO}		0.28		0.28		0.34	ns			
t _{LUT}		0.80		0.95		1.13	ns			

Table 64. EP20K100E Minimum Pulse Width Timing Parameters									
Symbol	-	1	-	-2		-3			
	Min	Max	Min	Max	Min	Max			
t _{CH}	2.00		2.00		2.00		ns		
t _{CL}	2.00		2.00		2.00		ns		
t _{CLRP}	0.20		0.20		0.20		ns		
t _{PREP}	0.20		0.20		0.20		ns		
t _{ESBCH}	2.00		2.00		2.00		ns		
t _{ESBCL}	2.00		2.00		2.00		ns		
t _{ESBWP}	1.29		1.53		1.66		ns		
t _{ESBRP}	1.11		1.29		1.41		ns		

Table 65. EP20K100E External Timing Parameters										
Symbol	-1			-2		-3				
	Min	Max	Min	Max	Min	Max				
t _{INSU}	2.23		2.32		2.43		ns			
t _{INH}	0.00		0.00		0.00		ns			
t _{outco}	2.00	4.86	2.00	5.35	2.00	5.84	ns			
t _{INSUPLL}	1.58		1.66		-		ns			
t _{INHPLL}	0.00		0.00		-		ns			
t _{outcopll}	0.50	2.96	0.50	3.29	-	-	ns			

Table 66. EP20K100E External Bidirectional Timing Parameters									
Symbol	-	1	-	2	-	Unit			
	Min	Max	Min	Max	Min	Max			
t _{insubidir}	2.74		2.96		3.19		ns		
t _{inhbidir}	0.00		0.00		0.00		ns		
t _{outcobidir}	2.00	4.86	2.00	5.35	2.00	5.84	ns		
t _{XZBIDIR}		5.00		5.48		5.89	ns		
t _{ZXBIDIR}		5.00		5.48		5.89	ns		
t _{insubidirpll}	4.64		5.03		-		ns		
t _{inhbidirpll}	0.00		0.00		-		ns		
t _{outcobidirpll}	0.50	2.96	0.50	3.29	-	-	ns		
t _{xzbidirpll}		3.10		3.42		-	ns		
t _{ZXBIDIRPLL}		3.10		3.42		-	ns		