Intel - EP20K60ETC144-3 Datasheet





Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	2560
Number of Logic Elements/Cells	2560
Total RAM Bits	32768
Number of I/O	92
Number of Gates	162000
Voltage - Supply	1.71V ~ 1.89V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep20k60etc144-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Each LE has two outputs that drive the local, MegaLAB, or FastTrack Interconnect routing structure. Each output can be driven independently by the LUT's or register's output. For example, the LUT can drive one output while the register drives the other output. This feature, called register packing, improves device utilization because the register and the LUT can be used for unrelated functions. The LE can also drive out registered and unregistered versions of the LUT output.

The APEX 20K architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equality comparators with minimum delay. Carry and cascade chains connect LEs 1 through 10 in an LAB and all LABs in the same MegaLAB structure.

Carry Chain

The carry chain provides a very fast carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higherorder bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the APEX 20K architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Quartus II software Compiler during design processing, or manually by the designer during design entry. Parameterized functions such as library of parameterized modules (LPM) and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II software Compiler creates carry chains longer than ten LEs by linking LABs together automatically. For enhanced fitting, a long carry chain skips alternate LABs in a MegaLAB[™] structure. A carry chain longer than one LAB skips either from an even-numbered LAB to the next even-numbered LAB, or from an odd-numbered LAB to the next odd-numbered LAB. For example, the last LE of the first LAB in the upper-left MegaLAB structure carries to the first LE of the third LAB in the MegaLAB structure.

Figure 6 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for accumulator functions. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the local, MegaLAB, or FastTrack Interconnect routing structures.

LE Operating Modes

The APEX 20K LE can operate in one of the following three modes:

- Normal mode
- Arithmetic mode
- Counter mode

Each mode uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous preset, asynchronous load, synchronous clear, synchronous load, and clock enable control for the register. These LAB-wide signals are available in all LE modes.

The Quartus II software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions that specify which LE operating mode to use for optimal performance. Figure 8 shows the LE operating modes.



Figure 12. APEX 20KE FastRow Interconnect

Table 9 summarizes how various elements of the APEX 20K architecture drive each other.



Figure 14. APEX 20K Macrocell

For registered functions, each macrocell register can be programmed individually to implement D, T, JK, or SR operation with programmable clock control. The register can be bypassed for combinatorial operation. During design entry, the designer specifies the desired register type; the Quartus II software then selects the most efficient register operation for each registered function to optimize resource utilization. The Quartus II software or other synthesis tools can also select the most efficient register operation automatically when synthesizing HDL designs.

Each programmable register can be clocked by one of two ESB-wide clocks. The ESB-wide clocks can be generated from device dedicated clock pins, global signals, or local interconnect. Each clock also has an associated clock enable, generated from the local interconnect. The clock and clock enable signals are related for a particular ESB; any macrocell using a clock also uses the associated clock enable.

If both the rising and falling edges of a clock are used in an ESB, both ESB-wide clock signals are used.



Figure 18. Deep Memory Block Implemented with Multiple ESBs

The ESB implements two forms of dual-port memory: read/write clock mode and input/output clock mode. The ESB can also be used for bidirectional, dual-port memory applications in which two ports read or write simultaneously. To implement this type of dual-port memory, two or four ESBs are used to support two simultaneous reads or writes. This functionality is shown in Figure 19.



Implementing Logic in ROM

In addition to implementing logic with product terms, the ESB can implement logic functions when it is programmed with a read-only pattern during configuration, creating a large LUT. With LUTs, combinatorial functions are implemented by looking up the results, rather than by computing them. This implementation of combinatorial functions can be faster than using algorithms implemented in general logic, a performance advantage that is further enhanced by the fast access times of ESBs. The large capacity of ESBs enables designers to implement complex functions in one logic level without the routing delays associated with linked LEs or distributed RAM blocks. Parameterized functions such as LPM functions can take advantage of the ESB automatically. Further, the Quartus II software can implement portions of a design with ESBs where appropriate.

Programmable Speed/Power Control

APEX 20K ESBs offer a high-speed mode that supports very fast operation on an ESB-by-ESB basis. When high speed is not required, this feature can be turned off to reduce the ESB's power dissipation by up to 50%. ESBs that run at low power incur a nominal timing delay adder. This Turbo Bit[™] option is available for ESBs that implement product-term logic or memory functions. An ESB that is not used will be powered down so that it does not consume DC current.

Designers can program each ESB in the APEX 20K device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths operate at reduced power.

I/O Structure

The APEX 20K IOE contains a bidirectional I/O buffer and a register that can be used either as an input register for external data requiring fast setup times, or as an output register for data requiring fast clock-to-output performance. IOEs can be used as input, output, or bidirectional pins. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The Quartus II software Compiler uses the programmable inversion option to invert signals from the row and column interconnect automatically where appropriate. Because the APEX 20K IOE offers one output enable per pin, the Quartus II software Compiler can emulate open-drain operation efficiently.

The APEX 20K IOE includes programmable delays that can be activated to ensure zero hold times, minimum clock-to-output times, input IOE register-to-core register transfers, or core-to-output IOE register transfers. A path in which a pin directly drives a register may require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay.



Figure 25. APEX 20K Bidirectional I/O Registers Note (1)



Altera Corporation

APEX 20KE devices include an enhanced IOE, which drives the FastRow interconnect. The FastRow interconnect connects a column I/O pin directly to the LAB local interconnect within two MegaLAB structures. This feature provides fast setup times for pins that drive high fan-outs with complex logic, such as PCI designs. For fast bidirectional I/O timing, LE registers using local routing can improve setup times and OE timing. The APEX 20KE IOE also includes direct support for open-drain operation, giving faster clock-to-output for open-drain signals. Some programmable delays in the APEX 20KE IOE offer multiple levels of delay to fine-tune setup and hold time requirements. The Quartus II software compiler can set these delays automatically to minimize setup time while providing a zero hold time.

Table 11 describes the APEX 20KE programmable delays and their logic options in the Quartus II software.

Table 11. APEX 20KE Programmable Delay Chains						
Programmable Delays	Quartus II Logic Option					
Input Pin to Core Delay	Decrease input delay to internal cells					
Input Pin to Input Register Delay	Decrease input delay to input registers					
Core to Output Register Delay	Decrease input delay to output register					
Output Register t_{CO} Delay	Increase delay to output pin					
Clock Enable Delay	Increase clock enable delay					

The register in the APEX 20KE IOE can be programmed to power-up high or low after configuration is complete. If it is programmed to power-up low, an asynchronous clear can control the register. If it is programmed to power-up high, an asynchronous preset can control the register. Figure 26 shows how fast bidirectional I/O pins are implemented in APEX 20KE devices. This feature is useful for cases where the APEX 20KE device controls an active-low input or another device; it prevents inadvertent activation of the input upon power-up.

Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices (Part 2 of 2)								
Symbol	Parameter	Min	Max	Unit				
t _{SKEW}	Skew delay between related ClockLock/ClockBoost-generated clocks		500	ps				
t _{JITTER}	Jitter on ClockLock/ClockBoost-generated clock (5)		200	ps				
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)		50	ps				

Notes to Table 15:

- (1) The PLL input frequency range for the EP20K100-1X device for 1x multiplication is 25 MHz to 175 MHz.
- (2) All input clock specifications must be met. The PLL may not lock onto an incoming clock if the clock specifications are not met, creating an erroneous clock within the device.
- (3) During device configuration, the ClockLock and ClockBoost circuitry is configured first. If the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during configuration, because the lock time is less than the configuration time.
- (4) The jitter specification is measured under long-term observation.
- (5) If the input clock stability is 100 ps, t_{JITTER} is 250 ps.

Table 16 summarizes the APEX 20K ClockLock and ClockBoost parameters for -2 speed grade devices.

Symbol	Parameter	Min	Max	Unit
f _{OUT}	Output frequency	25	170	MHz
f _{CLK1}	Input clock frequency (ClockBoost clock multiplication factor equals 1)	25	170	MHz
f _{CLK2}	Input clock frequency (ClockBoost clock multiplication factor equals 2)	16	80	MHz
f _{CLK4}	Input clock frequency (ClockBoost clock multiplication factor equals 4)	10	34	MHz
t _{OUTDUTY}	Duty cycle for ClockLock/ClockBoost-generated clock	40	60	%
f _{CLKDEV}	Input deviation from user specification in the Quartus II software (ClockBoost clock multiplication factor equals one) (1)		25,000 (2)	PPM
t _R	Input rise time		5	ns
t _F	Input fall time		5	ns
t _{LOCK}	Time required for ClockLock/ ClockBoost to acquire lock (3)		10	μs
t _{SKEW}	Skew delay between related ClockLock/ ClockBoost- generated clock	500	500	ps
t _{JITTER}	Jitter on ClockLock/ ClockBoost-generated clock (4)		200	ps
t _{INCLKSTB}	Input clock stability (measured between adjacent clocks)		50	ps

Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade Devices

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All APEX 20K devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1-1990 specification. JTAG boundary-scan testing can be performed before or after configuration, but not during configuration. APEX 20K devices can also use the JTAG port for configuration with the Quartus II software or with hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc). Finally, APEX 20K devices use the JTAG port to monitor the logic operation of the device with the SignalTap embedded logic analyzer. APEX 20K devices support the JTAG instructions shown in Table 19. Although EP20K1500E devices support the JTAG BYPASS and SignalTap instructions, they do not support boundary-scan testing or the use of the JTAG port for configuration.

Table 19. APEX 20K JTAG Instructions					
JTAG Instruction	Description				
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap embedded logic analyzer.				
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.				
BYPASS (1)	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.				
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.				
IDCODE	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.				
ICR Instructions	Used when configuring an APEX 20K device via the JTAG port with a MasterBlaster [™] or ByteBlasterMV [™] download cable, or when using a Jam File or Jam Byte-Code File via an embedded processor.				
SignalTap Instructions (1)	Monitors internal device operation with the SignalTap embedded logic analyzer.				

able 19 APFX 20K .ITAG Instruction

Note to Table 19:

(1) The EP20K1500E device supports the JTAG BYPASS instruction and the SignalTap instructions.

TADIE 21. 32-BIL APEX ZUK DEVICE IDCODE									
Device	IDCODE (32 Bits) (1)								
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer Identity (11 Bits)	1 (1 Bit) (2)					
EP20K30E	0000	1000 0000 0011 0000	000 0110 1110	1					
EP20K60E	0000	1000 0000 0110 0000	000 0110 1110	1					
EP20K100	0000	0000 0100 0001 0110	000 0110 1110	1					
EP20K100E	0000	1000 0001 0000 0000	000 0110 1110	1					
EP20K160E	0000	1000 0001 0110 0000	000 0110 1110	1					
EP20K200	0000	0000 1000 0011 0010	000 0110 1110	1					
EP20K200E	0000	1000 0010 0000 0000	000 0110 1110	1					
EP20K300E	0000	1000 0011 0000 0000	000 0110 1110	1					
EP20K400	0000	0001 0110 0110 0100	000 0110 1110	1					
EP20K400E	0000	1000 0100 0000 0000	000 0110 1110	1					
EP20K600E	0000	1000 0110 0000 0000	000 0110 1110	1					
EP20K1000E	0000	1001 0000 0000 0000	000 0110 1110	1					

11- 04 00 04 4 ~

Notes to Table 21:

The most significant bit (MSB) is on the left. (1)

(2) The IDCODE's least significant bit (LSB) is always 1.

Figure 31 shows the timing requirements for the JTAG signals.





Altera Corporation



Figure 32. APEX 20K AC Test Conditions Note (1)

Note to Figure 32:

Power supply transients can affect AC measurements. Simultaneous transitions of (1) multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result.

Operating **Conditions**

Tables 23 through 26 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V APEX 20K devices.

Table 23. APEX Zok 5.0-V Tolerant Device Absolute Maximum Ratings Notes (1), (2)							
Symbol	Parameter	Conditions	Min	Max	Unit		
V _{CCINT}	Supply voltage	With respect to ground (3)	-0.5	3.6	V		
V _{CCIO}			-0.5	4.6	V		
VI	DC input voltage		-2.0	5.75	V		
I _{OUT}	DC output current, per pin		-25	25	mA		
T _{STG}	Storage temperature	No bias	-65	150	°C		
T _{AMB}	Ambient temperature	Under bias	-65	135	°C		
ТJ	Junction temperature	PQFP, RQFP, TQFP, and BGA packages, under bias		135	°C		
		Ceramic PGA packages, under bias		150	°C		

Table 23. APEX 20K 5.0-V Tolerant Device Absolute Maximum Ratings	Notes (1), (2)
---	----------------

Table 2	Table 29. APEX 20KE Device DC Operating ConditionsNotes (7), (8), (9)									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
V _{IH}	High-level LVTTL, CMOS, or 3.3-V PCI input voltage		1.7, 0.5 × V _{CCIO} (10)		4.1	V				
V _{IL}	Low-level LVTTL, CMOS, or 3.3-V PCI input voltage		-0.5		0.8, 0.3 × V _{CCIO} (10)	V				
V _{OH}	3.3-V high-level LVTTL output voltage	I _{OH} = -12 mA DC, V _{CCIO} = 3.00 V (11)	2.4			V				
	3.3-V high-level LVCMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V (11)	V _{CCIO} – 0.2			V				
	3.3-V high-level PCI output voltage	I _{OH} = -0.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (11)	$0.9 imes V_{CCIO}$			V				
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V (11)	2.1			V				
		I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V (11)	2.0			V				
		I _{OH} = -2 mA DC, V _{CCIO} = 2.30 V (11)	1.7			V				
V _{OL}	3.3-V low-level LVTTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V <i>(12)</i>			0.4	V				
	3.3-V low-level LVCMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V <i>(12)</i>			0.2	V				
	3.3-V low-level PCI output voltage	I_{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V (12)			0.1 × V _{CCIO}	V				
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V (<i>12</i>)			0.2	V				
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.4	V				
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V <i>(12)</i>			0.7	V				
I _I	Input pin leakage current	V ₁ = 4.1 to -0.5 V (13)	-10		10	μΑ				
I _{OZ}	Tri-stated I/O pin leakage current	V _O = 4.1 to -0.5 V (13)	-10		10	μA				
I _{CC0}	V _{CC} supply current (standby) (All ESBs in power-down mode)	V _I = ground, no load, no toggling inputs, -1 speed grade		10		mA				
		V ₁ = ground, no load, no toggling inputs, -2, -3 speed grades		5		mA				
R _{CONF}	Value of I/O pin pull-up resistor	V _{CCIO} = 3.0 V (14)	20		50	kΩ				
	before and during configuration	V _{CCIO} = 2.375 V (14)	30		80	kΩ				
		V _{CCIO} = 1.71 V (14)	60		150	kΩ				

Figures 38 and 39 show the asynchronous and synchronous timing waveforms, respectively, for the ESB macroparameters in Table 31.



Figure 38. ESB Asynchronous Timing Waveforms

Table 43. EP20K100 External Timing Parameters								
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade		
	Min	Мах	Min	Max	Min	Max		
t _{INSU} (1)	2.3		2.8		3.2		ns	
t _{INH} (1)	0.0		0.0		0.0		ns	
t _{OUTCO} (1)	2.0	4.5	2.0	4.9	2.0	6.6	ns	
t _{INSU} (2)	1.1		1.2		-		ns	
t _{INH} (2)	0.0		0.0		-		ns	
t _{OUTCO} (2)	0.5	2.7	0.5	3.1	_	4.8	ns	

Table 44. EP20K100 External Bidirectional Timing Parameters							
Symbol	-1 Spe	ed Grade	-2 Spe	-2 Speed Grade		ed Grade	Unit
	Min	Мах	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	2.3		2.8		3.2		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR}	2.0	4.5	2.0	4.9	2.0	6.6	ns
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns
t _{INSUBIDIR} (2)	1.0		1.2		-		ns
t _{inhbidir} (2)	0.0		0.0		-		ns
toutcobidir <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns
t _{XZBIDIR} (2)		4.3		5.0		-	ns
t _{ZXBIDIR} (2)		4.3		5.0		-	ns

Table 45. EP20K200 External Timing Parameters								
Symbol	Symbol -1 Spee		-2 Spe	ed Grade	-3 Spee	-3 Speed Grade		
	Min	Max	Min	Мах	Min	Мах		
t _{INSU} (1)	1.9		2.3		2.6		ns	
t _{INH} (1)	0.0		0.0		0.0		ns	
t _{OUTCO} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns	
t _{INSU} (2)	1.1		1.2		-		ns	
t _{INH} (2)	0.0		0.0		-		ns	
t _{оитсо} <i>(2)</i>	0.5	2.7	0.5	3.1	-	-	ns	

Table 46. EP20K200 External Bidirectional Timing Parameters										
Symbol	-1 Speed Grade		-2 Spe	-2 Speed Grade		-3 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t _{INSUBIDIR} (1)	1.9		2.3		2.6		ns			
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns			
t _{OUTCOBIDIR} (1)	2.0	4.6	2.0	5.6	2.0	6.8	ns			
t _{XZBIDIR} (1)		5.0		5.9		6.9	ns			
t _{ZXBIDIR} (1)		5.0		5.9		6.9	ns			
t _{INSUBIDIR} (2)	1.1		1.2		-		ns			
t _{INHBIDIR} (2)	0.0		0.0		-		ns			
t _{OUTCOBIDIR} (2)	0.5	2.7	0.5	3.1	-	-	ns			
t _{XZBIDIR} (2)		4.3		5.0		-	ns			
t _{ZXBIDIR} (2)		4.3		5.0		-	ns			

Table 47. EP20K400 External Timing Parameters

Symbol	-1 Speed Grade		-2 Spee	-2 Speed Grade		-3 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t _{INSU} (1)	1.4		1.8		2.0		ns			
t _{INH} (1)	0.0		0.0		0.0		ns			
t _{OUTCO} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns			
t _{INSU} (2)	0.4		1.0		-		ns			
t _{INH} (2)	0.0		0.0		-		ns			
t _{OUTCO} (2)	0.5	3.1	0.5	4.1	-	-	ns			

Table 48. EP20K400 External Bidirectional Timing Parameters

Symbol	-1 Speed Grade		-2 Spee	d Grade	-3 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
t _{INSUBIDIR} (1)	1.4		1.8		2.0		ns
t _{INHBIDIR} (1)	0.0		0.0		0.0		ns
t _{OUTCOBIDIR} (1)	2.0	4.9	2.0	6.1	2.0	7.0	ns
t _{XZBIDIR} (1)		7.3		8.9		10.3	ns
t _{ZXBIDIR} (1)		7.3		8.9		10.3	ns
t _{INSUBIDIR} (2)	0.5		1.0		-		ns
t _{INHBIDIR} (2)	0.0		0.0		-		ns
t _{OUTCOBIDIR} (2)	0.5	3.1	0.5	4.1	-	-	ns
t _{XZBIDIR} (2)		6.2		7.6		-	ns
t _{ZXBIDIR} (2)		6.2		7.6		_	ns

Altera Corporation

Table 62. EP20K100E f _{MAX} ESB Timing Microparameters								
Symbol	-1		-2		-3		Unit	
	Min	Max	Min	Max	Min	Max		
t _{ESBARC}		1.61		1.84		1.97	ns	
t _{ESBSRC}		2.57		2.97		3.20	ns	
t _{ESBAWC}		0.52		4.09		4.39	ns	
t _{ESBSWC}		3.17		3.78		4.09	ns	
t _{ESBWASU}	0.56		6.41		0.63		ns	
t _{ESBWAH}	0.48		0.54		0.55		ns	
t _{ESBWDSU}	0.71		0.80		0.81		ns	
t _{ESBWDH}	.048		0.54		0.55		ns	
t _{ESBRASU}	1.57		1.75		1.87		ns	
t _{ESBRAH}	0.00		0.00		0.20		ns	
t _{ESBWESU}	1.54		1.72		1.80		ns	
t _{ESBWEH}	0.00		0.00		0.00		ns	
t _{ESBDATASU}	-0.16		-0.20		-0.20		ns	
t _{ESBDATAH}	0.13		0.13		0.13		ns	
t _{ESBWADDRSU}	0.12		0.08		0.13		ns	
t _{ESBRADDRSU}	0.17		0.15		0.19		ns	
t _{ESBDATACO1}		1.20		1.39		1.52	ns	
t _{ESBDATACO2}		2.54		2.99		3.22	ns	
t _{ESBDD}		3.06		3.56		3.85	ns	
t _{PD}		1.73		2.02		2.20	ns	
t _{PTERMSU}	1.11		1.26		1.38		ns	
t _{PTERMCO}		1.19		1.40		1.08	ns	

Table 63. EP20K100E f _{MAX} Routing Delays										
Symbol	-1		-2		-3		Unit			
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.24		0.27		0.29	ns			
t _{F5-20}		1.04		1.26		1.52	ns			
t _{F20+}		1.12		1.36		1.86	ns			

٦

Table 86. EP20K400E f _{MAX} ESB Timing Microparameters										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{ESBARC}		1.67		1.91		1.99	ns			
t _{ESBSRC}		2.30		2.66		2.93	ns			
t _{ESBAWC}		3.09		3.58		3.99	ns			
t _{ESBSWC}		3.01		3.65		4.05	ns			
t _{ESBWASU}	0.54		0.63		0.65		ns			
t _{ESBWAH}	0.36		0.43		0.42		ns			
t _{ESBWDSU}	0.69		0.77		0.84		ns			
t _{ESBWDH}	0.36		0.43		0.42		ns			
t _{ESBRASU}	1.61		1.77		1.86		ns			
t _{ESBRAH}	0.00		0.00		0.01		ns			
t _{ESBWESU}	1.35		1.47		1.61		ns			
t _{ESBWEH}	0.00		0.00		0.00		ns			
t _{ESBDATASU}	-0.18		-0.30		-0.27		ns			
t _{ESBDATAH}	0.13		0.13		0.13		ns			
t _{ESBWADDRSU}	-0.02		-0.11		-0.03		ns			
t _{ESBRADDRSU}	0.06		-0.01		-0.05		ns			
t _{ESBDATACO1}		1.16		1.40		1.54	ns			
t _{ESBDATACO2}		2.18		2.55		2.85	ns			
t _{ESBDD}		2.73		3.17		3.58	ns			
t _{PD}		1.57		1.83		2.07	ns			
t _{PTERMSU}	0.92		0.99		1.18		ns			
t _{PTERMCO}		1.18		1.43		1.17	ns			

Table 104. EP20K1500E f _{MAX} ESB Timing Microparameters										
Symbol	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit			
	Min	Max	Min	Max	Min	Max				
t _{ESBARC}		1.78		2.02		1.95	ns			
t _{ESBSRC}		2.52		2.91		3.14	ns			
t _{ESBAWC}		3.52		4.11		4.40	ns			
t _{ESBSWC}		3.23		3.84		4.16	ns			
t _{ESBWASU}	0.62		0.67		0.61		ns			
t _{ESBWAH}	0.41		0.55		0.55		ns			
t _{ESBWDSU}	0.77		0.79		0.81		ns			
t _{ESBWDH}	0.41		0.55		0.55		ns			
t _{ESBRASU}	1.74		1.92		1.85		ns			
t _{ESBRAH}	0.00		0.01		0.23		ns			
t _{ESBWESU}	2.07		2.28		2.41		ns			
t _{ESBWEH}	0.00		0.00		0.00		ns			
t _{ESBDATASU}	0.25		0.27		0.29		ns			
t _{ESBDATAH}	0.13		0.13		0.13		ns			
t _{ESBWADDRSU}	0.11		0.04		0.11		ns			
t _{ESBRADDRSU}	0.14		0.11		0.16		ns			
t _{ESBDATACO1}		1.29		1.50		1.63	ns			
t _{ESBDATACO2}		2.55		2.99		3.22	ns			
t _{ESBDD}		3.12		3.57		3.85	ns			
t _{PD}		1.84		2.13		2.32	ns			
t _{PTERMSU}	1.08		1.19		1.32		ns			
t _{PTERMCO}		1.31		1.53		1.66	ns			

Table 105. EP20K1500E f _{MAX} Routing Delays										
Symbol	-1 Spe	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade				
	Min	Max	Min	Max	Min	Max				
t _{F1-4}		0.28		0.28		0.28	ns			
t _{F5-20}		1.36		1.50		1.62	ns			
t _{F20+}		4.43		4.48		5.07	ns			

Version 4.1

APEX 20K Programmable Logic Device Family Data Sheet version 4.1 contains the following changes:

- *t*_{ESBWEH} added to Figure 37 and Tables 35, 50, 56, 62, 68, 74, 86, 92, 97, and 104.
- Updated EP20K300E device internal and external timing numbers in Tables 79 through 84.