



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                             |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                      |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                             |
| Core Size                  | 32-Bit Single-Core                                                                                                                                          |
| Speed                      | 100MHz                                                                                                                                                      |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, SD, SPI, UART/USART                                                                                                |
| Peripherals                | DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT                                                                                                                   |
| Number of I/O              | 70                                                                                                                                                          |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                       |
| EEPROM Size                | -                                                                                                                                                           |
| RAM Size                   | 128K x 8                                                                                                                                                    |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                                |
| Data Converters            | A/D 37x16b; D/A 1x12b                                                                                                                                       |
| Oscillator Type            | Internal                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                          |
| Mounting Type              | Surface Mount                                                                                                                                               |
| Package / Case             | 100-LQFP                                                                                                                                                    |
| Supplier Device Package    | 100-LQFP (14x14)                                                                                                                                            |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk10dn512vll10">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk10dn512vll10</a> |

## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | −55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | —    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.2 Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL    | Moisture sensitivity level | —    | 3    | —    | 1     |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.3 ESD handling ratings

| Symbol           | Description                                           | Min.  | Max.  | Unit | Notes |
|------------------|-------------------------------------------------------|-------|-------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | −2000 | +2000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model | −500  | +500  | V    | 2     |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 105°C      | −100  | +100  | mA   |       |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.

### 4.4 Voltage and current operating ratings

| Symbol          | Description            | Min. | Max. | Unit |
|-----------------|------------------------|------|------|------|
| V <sub>DD</sub> | Digital supply voltage | −0.3 | 3.8  | V    |

Table continues on the next page...




Figure 4. Trace data specifications

## 6.1.2 JTAG electricals


Table 13. JTAG limited voltage range electricals

| Symbol | Description                                                                                                                                    | Min.           | Max.           | Unit           |
|--------|------------------------------------------------------------------------------------------------------------------------------------------------|----------------|----------------|----------------|
|        | Operating voltage                                                                                                                              | 2.7            | 3.6            | V              |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>Boundary Scan</li> <li>JTAG and CJTAG</li> <li>Serial Wire Debug</li> </ul> | 0<br>0<br>0    | 10<br>25<br>50 | MHz            |
| J2     | TCLK cycle period                                                                                                                              | 1/J1           | —              | ns             |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"> <li>Boundary Scan</li> <li>JTAG and CJTAG</li> <li>Serial Wire Debug</li> </ul>      | 50<br>20<br>10 | —<br>—<br>—    | ns<br>ns<br>ns |
| J4     | TCLK rise and fall times                                                                                                                       | —              | 3              | ns             |
| J5     | Boundary scan input data setup time to TCLK rise                                                                                               | 20             | —              | ns             |
| J6     | Boundary scan input data hold time after TCLK rise                                                                                             | 0              | —              | ns             |
| J7     | TCLK low to boundary scan output data valid                                                                                                    | —              | 25             | ns             |
| J8     | TCLK low to boundary scan output high-Z                                                                                                        | —              | 25             | ns             |
| J9     | TMS, TDI input data setup time to TCLK rise                                                                                                    | 8              | —              | ns             |
| J10    | TMS, TDI input data hold time after TCLK rise                                                                                                  | 1              | —              | ns             |
| J11    | TCLK low to TDO data valid                                                                                                                     | —              | 17             | ns             |
| J12    | TCLK low to TDO high-Z                                                                                                                         | —              | 17             | ns             |
| J13    | TRST assert time                                                                                                                               | 100            | —              | ns             |
| J14    | TRST setup time (negation) to TCLK high                                                                                                        | 8              | —              | ns             |


Table 14. JTAG full voltage range electricals

| Symbol | Description       | Min. | Max. | Unit |
|--------|-------------------|------|------|------|
|        | Operating voltage | 1.71 | 3.6  | V    |

Table continues on the next page...



**Figure 6. Boundary scan (JTAG) timing**



**Figure 7. Test Access Port timing**




Figure 8. TRST timing

## 6.2 System modules

There are no specifications necessary for the device's system modules.

## 6.3 Clock modules

### 6.3.1 MCG specifications

Table 15. MCG specifications

| Symbol                          | Description                                                                                                    | Min.                               | Typ.      | Max.      | Unit               | Notes |
|---------------------------------|----------------------------------------------------------------------------------------------------------------|------------------------------------|-----------|-----------|--------------------|-------|
| $f_{\text{ints\_ft}}$           | Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C                           | —                                  | 32.768    | —         | kHz                |       |
| $f_{\text{ints\_t}}$            | Internal reference frequency (slow clock) — user trimmed                                                       | 31.25                              | —         | 39.0625   | kHz                |       |
| $\Delta f_{\text{dco\_res\_t}}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM | —                                  | $\pm 0.3$ | $\pm 0.6$ | % $f_{\text{dco}}$ | 1     |
| $\Delta f_{\text{dco\_res\_t}}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only        | —                                  | $\pm 0.2$ | $\pm 0.5$ | % $f_{\text{dco}}$ | 1     |
| $\Delta f_{\text{dco\_t}}$      | Total deviation of trimmed average DCO output frequency over voltage and temperature                           | —                                  | +0.5/-0.7 | $\pm 3$   | % $f_{\text{dco}}$ | 1     |
| $\Delta f_{\text{dco\_t}}$      | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C     | —                                  | $\pm 0.3$ | $\pm 3$   | % $f_{\text{dco}}$ | 1     |
| $f_{\text{intf\_ft}}$           | Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C                            | —                                  | 4         | —         | MHz                |       |
| $f_{\text{intf\_t}}$            | Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C                              | 3                                  | —         | 5         | MHz                |       |
| $f_{\text{loc\_low}}$           | Loss of external clock minimum frequency — RANGE = 00                                                          | $(3/5) \times f_{\text{ints\_t}}$  | —         | —         | kHz                |       |
| $f_{\text{loc\_high}}$          | Loss of external clock minimum frequency — RANGE = 01, 10, or 11                                               | $(16/5) \times f_{\text{ints\_t}}$ | —         | —         | kHz                |       |

Table continues on the next page...

### 6.4.1.2 Flash timing specifications — commands

Table 21. Flash command timing specifications

| Symbol           | Description                                                                                                             | Min. | Typ. | Max. | Unit    | Notes |
|------------------|-------------------------------------------------------------------------------------------------------------------------|------|------|------|---------|-------|
| $t_{rd1blk256k}$ | Read 1s Block execution time<br>• 256 KB program/data flash                                                             | —    | —    | 1.7  | ms      |       |
| $t_{rd1sec2k}$   | Read 1s Section execution time (flash sector)                                                                           | —    | —    | 60   | $\mu$ s | 1     |
| $t_{pgmchk}$     | Program Check execution time                                                                                            | —    | —    | 45   | $\mu$ s | 1     |
| $t_{rdsrc}$      | Read Resource execution time                                                                                            | —    | —    | 30   | $\mu$ s | 1     |
| $t_{pgm4}$       | Program Longword execution time                                                                                         | —    | 65   | 145  | $\mu$ s |       |
| $t_{ersblk256k}$ | Erase Flash Block execution time<br>• 256 KB program/data flash                                                         | —    | 122  | 985  | ms      | 2     |
| $t_{ersscr}$     | Erase Flash Sector execution time                                                                                       | —    | 14   | 114  | ms      | 2     |
| $t_{pgmsec512}$  | Program Section execution time<br>• 512 B flash<br>• 1 KB flash<br>• 2 KB flash                                         | —    | 2.4  | —    | ms      |       |
| $t_{pgmsec1k}$   |                                                                                                                         | —    | 4.7  | —    | ms      |       |
| $t_{pgmsec2k}$   |                                                                                                                         | —    | 9.3  | —    | ms      |       |
| $t_{rd1all}$     | Read 1s All Blocks execution time                                                                                       | —    | —    | 1.8  | ms      |       |
| $t_{rdonce}$     | Read Once execution time                                                                                                | —    | —    | 25   | $\mu$ s | 1     |
| $t_{pgmonce}$    | Program Once execution time                                                                                             | —    | 65   | —    | $\mu$ s |       |
| $t_{ersall}$     | Erase All Blocks execution time                                                                                         | —    | 250  | 2000 | ms      | 2     |
| $t_{vfykey}$     | Verify Backdoor Access Key execution time                                                                               | —    | —    | 30   | $\mu$ s | 1     |
| $t_{swapx01}$    | Swap Control execution time<br>• control code 0x01<br>• control code 0x02<br>• control code 0x04<br>• control code 0x08 | —    | 200  | —    | $\mu$ s |       |
| $t_{swapx02}$    |                                                                                                                         | —    | 70   | 150  | $\mu$ s |       |
| $t_{swapx04}$    |                                                                                                                         | —    | 70   | 150  | $\mu$ s |       |
| $t_{swapx08}$    |                                                                                                                         | —    | —    | 30   | $\mu$ s |       |

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

### 6.4.1.3 Flash high voltage current behaviors

Table 22. Flash high voltage current behaviors

| Symbol        | Description                                                           | Min. | Typ. | Max. | Unit |
|---------------|-----------------------------------------------------------------------|------|------|------|------|
| $I_{DD\_PGM}$ | Average current adder during high voltage flash programming operation | —    | 2.5  | 6.0  | mA   |
| $I_{DD\_ERS}$ | Average current adder during high voltage flash erase operation       | —    | 1.5  | 4.0  | mA   |




Figure 9. EzPort Timing Diagram

### 6.4.3 Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

Table 25. Flexbus limited voltage range switching specifications

| Num | Description                                     | Min. | Max.   | Unit | Notes |
|-----|-------------------------------------------------|------|--------|------|-------|
|     | Operating voltage                               | 2.7  | 3.6    | V    |       |
|     | Frequency of operation                          | —    | FB_CLK | MHz  |       |
| FB1 | Clock period                                    | 20   | —      | ns   |       |
| FB2 | Address, data, and control output valid         | —    | 11.5   | ns   | 1     |
| FB3 | Address, data, and control output hold          | 0.5  | —      | ns   | 1     |
| FB4 | Data and $\overline{\text{FB\_TA}}$ input setup | 8.5  | —      | ns   | 2     |
| FB5 | Data and $\overline{\text{FB\_TA}}$ input hold  | 0.5  | —      | ns   | 2     |

1. Specification is valid for all FB\_AD[31:0],  $\overline{\text{FB\_BE/BWEn}}$ ,  $\overline{\text{FB\_CSn}}$ ,  $\overline{\text{FB\_OE}}$ , FB\_R/W,  $\overline{\text{FB\_TBST}}$ , FB\_TSIZE[1:0], FB\_ALE, and  $\overline{\text{FB\_TS}}$ .

## Peripheral operating requirements and behaviors

2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB\_TA}}$ .

**Table 26. Flexbus full voltage range switching specifications**

| Num | Description                                     | Min.     | Max.   | Unit | Notes |
|-----|-------------------------------------------------|----------|--------|------|-------|
|     | Operating voltage                               | 1.71     | 3.6    | V    |       |
|     | Frequency of operation                          | —        | FB_CLK | MHz  |       |
| FB1 | Clock period                                    | 1/FB_CLK | —      | ns   |       |
| FB2 | Address, data, and control output valid         | —        | 13.5   | ns   | 1     |
| FB3 | Address, data, and control output hold          | 0        | —      | ns   | 1     |
| FB4 | Data and $\overline{\text{FB\_TA}}$ input setup | 13.7     | —      | ns   | 2     |
| FB5 | Data and $\overline{\text{FB\_TA}}$ input hold  | 0.5      | —      | ns   | 2     |

1. Specification is valid for all FB\_AD[31:0],  $\overline{\text{FB\_BE/BWEn}}$ ,  $\overline{\text{FB\_CSn}}$ ,  $\overline{\text{FB\_OE}}$ , FB\_R/W,  $\overline{\text{FB\_TBST}}$ , FB\_TSIz[1:0], FB\_ALE, and  $\overline{\text{FB\_TS}}$ .
2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB\_TA}}$ .




Figure 11. FlexBus write timing diagram

## 6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 6.6 Analog

## 6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 27](#) and [Table 28](#) are achievable on the differential pins ADCx\_DP0, ADCx\_DM0, ADCx\_DP1, ADCx\_DM1, ADCx\_DP3, and ADCx\_DM3.

The ADCx\_DP2 and ADCx\_DM2 ADC inputs are connected to the PGA outputs and are not direct device pins. Accuracy specifications for these pins are defined in [Table 29](#) and [Table 30](#).

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

### 6.6.1.1 16-bit ADC operating conditions

**Table 27. 16-bit ADC operating conditions**

| Symbol            | Description                    | Conditions                                                                                                | Min.                                   | Typ. <sup>1</sup> | Max.                                           | Unit | Notes             |
|-------------------|--------------------------------|-----------------------------------------------------------------------------------------------------------|----------------------------------------|-------------------|------------------------------------------------|------|-------------------|
| V <sub>DDA</sub>  | Supply voltage                 | Absolute                                                                                                  | 1.71                                   | —                 | 3.6                                            | V    |                   |
| ΔV <sub>DDA</sub> | Supply voltage                 | Delta to V <sub>DD</sub> (V <sub>DD</sub> - V <sub>DDA</sub> )                                            | -100                                   | 0                 | +100                                           | mV   | <a href="#">2</a> |
| ΔV <sub>SSA</sub> | Ground voltage                 | Delta to V <sub>SS</sub> (V <sub>SS</sub> - V <sub>SSA</sub> )                                            | -100                                   | 0                 | +100                                           | mV   | <a href="#">2</a> |
| V <sub>REFH</sub> | ADC reference voltage high     |                                                                                                           | 1.13                                   | V <sub>DDA</sub>  | V <sub>DDA</sub>                               | V    |                   |
| V <sub>REFL</sub> | ADC reference voltage low      |                                                                                                           | V <sub>SSA</sub>                       | V <sub>SSA</sub>  | V <sub>SSA</sub>                               | V    |                   |
| V <sub>ADIN</sub> | Input voltage                  | <ul style="list-style-type: none"> <li>16-bit differential mode</li> <li>All other modes</li> </ul>       | V <sub>REFL</sub><br>V <sub>REFL</sub> | —<br>—            | 31/32 * V <sub>REFH</sub><br>V <sub>REFH</sub> | V    |                   |
| C <sub>ADIN</sub> | Input capacitance              | <ul style="list-style-type: none"> <li>16-bit mode</li> <li>8-/10-/12-bit modes</li> </ul>                | —<br>—                                 | 8<br>4            | 10<br>5                                        | pF   |                   |
| R <sub>ADIN</sub> | Input resistance               |                                                                                                           | —                                      | 2                 | 5                                              | kΩ   |                   |
| R <sub>AS</sub>   | Analog source resistance       | 13-/12-bit modes<br>f <sub>ADCK</sub> < 4 MHz                                                             | —                                      | —                 | 5                                              | kΩ   | <a href="#">3</a> |
| f <sub>ADCK</sub> | ADC conversion clock frequency | ≤ 13-bit mode                                                                                             | 1.0                                    | —                 | 18.0                                           | MHz  | <a href="#">4</a> |
| f <sub>ADCK</sub> | ADC conversion clock frequency | 16-bit mode                                                                                               | 2.0                                    | —                 | 12.0                                           | MHz  | <a href="#">4</a> |
| C <sub>rate</sub> | ADC conversion rate            | ≤ 13 bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 20.000                                 | —                 | 818.330                                        | Ksps | <a href="#">5</a> |


*Table continues on the next page...*

**Table 28. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Symbol       | Description         | Conditions <sup>1</sup>                         | Min. | Typ. <sup>2</sup>      | Max. | Unit  | Notes                                                                                        |
|--------------|---------------------|-------------------------------------------------|------|------------------------|------|-------|----------------------------------------------------------------------------------------------|
| $E_{IL}$     | Input leakage error |                                                 |      | $I_{IN} \times R_{AS}$ |      | mV    | $I_{IN}$ = leakage current<br><br>(refer to the MCU's voltage and current operating ratings) |
|              | Temp sensor slope   | Across the full temperature range of the device | —    | 1.715                  | —    | mV/°C |                                                                                              |
| $V_{TEMP25}$ | Temp sensor voltage | 25 °C                                           | —    | 719                    | —    | mV    |                                                                                              |

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25°C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit must be set, the HSC bit must be clear with 1 MHz ADC conversion clock speed.
4.  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.

**Typical ADC 16-bit Differential ENOB vs ADC Clock**  
**100Hz, 90% FS Sine Input**

**Figure 13. Typical ENOB vs. ADC\_CLK for 16-bit differential mode**

**Table 30. 16-bit ADC with PGA characteristics (continued)**

| Symbol | Description                           | Conditions            | Min.                             | Typ. <sup>1</sup> | Max. | Unit | Notes                                                       |
|--------|---------------------------------------|-----------------------|----------------------------------|-------------------|------|------|-------------------------------------------------------------|
| SFDR   | Spurious free dynamic range           | • Gain=1              | 85                               | 105               | —    | dB   | 16-bit differential mode, Average=32, $f_{in}=100\text{Hz}$ |
|        |                                       | • Gain=64             | 53                               | 88                | —    | dB   |                                                             |
| ENOB   | Effective number of bits              | • Gain=1, Average=4   | 11.6                             | 13.4              | —    | bits | 16-bit differential mode, $f_{in}=100\text{Hz}$             |
|        |                                       | • Gain=1, Average=8   | 8.0                              | 13.6              | —    | bits |                                                             |
|        |                                       | • Gain=64, Average=4  | 7.2                              | 9.6               | —    | bits |                                                             |
|        |                                       | • Gain=64, Average=8  | 6.3                              | 9.6               | —    | bits |                                                             |
|        |                                       | • Gain=1, Average=32  | 12.8                             | 14.5              | —    | bits |                                                             |
|        |                                       | • Gain=2, Average=32  | 11.0                             | 14.3              | —    | bits |                                                             |
|        |                                       | • Gain=4, Average=32  | 7.9                              | 13.8              | —    | bits |                                                             |
|        |                                       | • Gain=8, Average=32  | 7.3                              | 13.1              | —    | bits |                                                             |
|        |                                       | • Gain=16, Average=32 | 6.8                              | 12.5              | —    | bits |                                                             |
|        |                                       | • Gain=32, Average=32 | 6.8                              | 11.5              | —    | bits |                                                             |
|        |                                       | • Gain=64, Average=32 | 7.5                              | 10.6              | —    | bits |                                                             |
| SINAD  | Signal-to-noise plus distortion ratio | See ENOB              | $6.02 \times \text{ENOB} + 1.76$ |                   |      | dB   |                                                             |

1. Typical values assume  $V_{DDA}=3.0\text{V}$ ,  $\text{Temp}=25^{\circ}\text{C}$ ,  $f_{\text{ADCK}}=6\text{MHz}$  unless otherwise stated.
2. This current is a PGA module adder, in addition to ADC conversion currents.
3. Between  $\text{IN}+$  and  $\text{IN}-$ . The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage ( $V_{\text{CM}}$ ) and the PGA gain.
4.  $\text{Gain} = 2^{\text{PGAG}}$
5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.
6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.

## 6.6.2 CMP and 6-bit DAC electrical specifications

**Table 31. Comparator and 6-bit DAC electrical specifications**

| Symbol             | Description                                                          | Min.                  | Typ. | Max.            | Unit          |
|--------------------|----------------------------------------------------------------------|-----------------------|------|-----------------|---------------|
| $V_{\text{DD}}$    | Supply voltage                                                       | 1.71                  | —    | 3.6             | V             |
| $I_{\text{DDHS}}$  | Supply current, High-speed mode ( $\text{EN}=1$ , $\text{PMODE}=1$ ) | —                     | —    | 200             | $\mu\text{A}$ |
| $I_{\text{DDL S}}$ | Supply current, low-speed mode ( $\text{EN}=1$ , $\text{PMODE}=0$ )  | —                     | —    | 20              | $\mu\text{A}$ |
| $V_{\text{AIN}}$   | Analog input voltage                                                 | $V_{\text{SS}} - 0.3$ | —    | $V_{\text{DD}}$ | V             |
| $V_{\text{AIO}}$   | Analog input offset voltage                                          | —                     | —    | 20              | mV            |

Table continues on the next page...

**Table 35. VREF full-range operating behaviors**

| Symbol            | Description                                                                         | Min.   | Typ.  | Max.   | Unit    | Notes |
|-------------------|-------------------------------------------------------------------------------------|--------|-------|--------|---------|-------|
| $V_{out}$         | Voltage reference output with factory trim at nominal $V_{DDA}$ and temperature=25C | 1.1915 | 1.195 | 1.1977 | V       |       |
| $V_{out}$         | Voltage reference output — factory trim                                             | 1.1584 | —     | 1.2376 | V       |       |
| $V_{out}$         | Voltage reference output — user trim                                                | 1.193  | —     | 1.197  | V       |       |
| $V_{step}$        | Voltage reference trim step                                                         | —      | 0.5   | —      | mV      |       |
| $V_{tdrift}$      | Temperature drift ( $V_{max} - V_{min}$ across the full temperature range)          | —      | —     | 80     | mV      |       |
| $I_{bg}$          | Bandgap only current                                                                | —      | —     | 80     | $\mu A$ | 1     |
| $I_{lp}$          | Low-power buffer current                                                            | —      | —     | 360    | $\mu A$ | 1     |
| $I_{hp}$          | High-power buffer current                                                           | —      | —     | 1      | mA      | 1     |
| $\Delta V_{LOAD}$ | Load regulation<br>• current = $\pm 1.0$ mA                                         | —      | 200   | —      | $\mu V$ | 1, 2  |
| $T_{stup}$        | Buffer startup time                                                                 | —      | —     | 100    | $\mu s$ |       |
| $V_{vdift}$       | Voltage drift ( $V_{max} - V_{min}$ across the full voltage range)                  | —      | 2     | —      | mV      | 1     |

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

**Table 36. VREF limited-range operating requirements**

| Symbol | Description | Min. | Max. | Unit        | Notes |
|--------|-------------|------|------|-------------|-------|
| $T_A$  | Temperature | 0    | 50   | $^{\circ}C$ |       |

**Table 37. VREF limited-range operating behaviors**

| Symbol    | Description                                | Min.  | Max.  | Unit | Notes |
|-----------|--------------------------------------------|-------|-------|------|-------|
| $V_{out}$ | Voltage reference output with factory trim | 1.173 | 1.225 | V    |       |

## 6.7 Timers

See [General switching specifications](#).

## 6.8 Communication interfaces

## 6.8.1 CAN switching specifications

See [General switching specifications](#).


## 6.8.2 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 38. Master mode DSPI timing (limited voltage range)**

| Num | Description                                     | Min.                     | Max.              | Unit | Notes |
|-----|-------------------------------------------------|--------------------------|-------------------|------|-------|
|     | Operating voltage                               | 2.7                      | 3.6               | V    |       |
|     | Frequency of operation                          | —                        | 25                | MHz  |       |
| DS1 | DSPI_SCK output cycle time                      | $2 \times t_{BUS}$       | —                 | ns   |       |
| DS2 | DSPI_SCK output high/low time                   | $(t_{SCK}/2) - 2$        | $(t_{SCK}/2) + 2$ | ns   |       |
| DS3 | DSPI_PCS <sub>n</sub> valid to DSPI_SCK delay   | $(t_{BUS} \times 2) - 2$ | —                 | ns   | 1     |
| DS4 | DSPI_SCK to DSPI_PCS <sub>n</sub> invalid delay | $(t_{BUS} \times 2) - 2$ | —                 | ns   | 2     |
| DS5 | DSPI_SCK to DSPI_SOUT valid                     | —                        | 8                 | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid                   | 0                        | —                 | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup                | 14                       | —                 | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold                 | 0                        | —                 | ns   |       |

1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



**Figure 19. DSPI classic SPI timing — master mode**




Figure 22. DSPI classic SPI timing — slave mode

## 6.8.4 I<sup>2</sup>C switching specifications

See [General switching specifications](#).

## 6.8.5 UART switching specifications

See [General switching specifications](#).

## 6.8.6 SDHC specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.


Table 42. SDHC switching specifications

| Num                                                                  | Symbol           | Description                           | Min. | Max. | Unit |
|----------------------------------------------------------------------|------------------|---------------------------------------|------|------|------|
| Card input clock                                                     |                  |                                       |      |      |      |
| SD1                                                                  | fpp              | Clock frequency (low speed)           | 0    | 400  | kHz  |
|                                                                      | fpp              | Clock frequency (SD\SDIO full speed)  | 0    | 25   | MHz  |
|                                                                      | fpp              | Clock frequency (MMC full speed)      | 0    | 20   | MHz  |
|                                                                      | f <sub>OD</sub>  | Clock frequency (identification mode) | 0    | 400  | kHz  |
| SD2                                                                  | t <sub>WL</sub>  | Clock low time                        | 7    | —    | ns   |
| SD3                                                                  | t <sub>WH</sub>  | Clock high time                       | 7    | —    | ns   |
| SD4                                                                  | t <sub>TLH</sub> | Clock rise time                       | —    | 3    | ns   |
| SD5                                                                  | t <sub>THL</sub> | Clock fall time                       | —    | 3    | ns   |
| SDHC output / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK) |                  |                                       |      |      |      |

Table continues on the next page...

**Table 42. SDHC switching specifications  
(continued)**

| Num                                                                        | Symbol    | Description                      | Min. | Max. | Unit |
|----------------------------------------------------------------------------|-----------|----------------------------------|------|------|------|
| SD6                                                                        | $t_{OD}$  | SDHC output delay (output valid) | -5   | 6.5  | ns   |
| <b>SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK)</b> |           |                                  |      |      |      |
| SD7                                                                        | $t_{ISU}$ | SDHC input setup time            | 5    | —    | ns   |
| SD8                                                                        | $t_{IH}$  | SDHC input hold time             | 0    | —    | ns   |

**Figure 23. SDHC timing**

## 6.8.7 I2S/SAI Switching Specifications


This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

### 6.8.7.1 Normal Run, Wait and Stop mode performance over a limited operating voltage range

This section provides the operating performance over a limited operating voltage for the device in Normal Run, Wait and Stop modes.

**Table 43. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range)**

| Num. | Characteristic                                                    | Min. | Max. | Unit        |
|------|-------------------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                                 | 2.7  | 3.6  | V           |
| S1   | I2S_MCLK cycle time                                               | 40   | —    | ns          |
| S2   | I2S_MCLK pulse width high/low                                     | 45%  | 55%  | MCLK period |
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)                       | 80   | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low                      | 45%  | 55%  | BCLK period |
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 15   | ns          |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | 0    | —    | ns          |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 15   | ns          |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    | 0    | —    | ns          |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 15   | —    | ns          |
| S10  | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK                    | 0    | —    | ns          |


**Figure 24. I2S/SAI timing — master modes****Table 44. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range)**

| Num. | Characteristic                                       | Min. | Max. | Unit        |
|------|------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                    | 2.7  | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)           | 80   | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45%  | 55%  | MCLK period |

Table continues on the next page...

**Table 47. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)**

| Num. | Characteristic                                                    | Min. | Max. | Unit        |
|------|-------------------------------------------------------------------|------|------|-------------|
| S1   | I2S_MCLK cycle time                                               | 62.5 | —    | ns          |
| S2   | I2S_MCLK pulse width high/low                                     | 45%  | 55%  | MCLK period |
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)                       | 250  | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low                      | 45%  | 55%  | BCLK period |
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 45   | ns          |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | 0    | —    | ns          |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 45   | ns          |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    | 0    | —    | ns          |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 45   | —    | ns          |
| S10  | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK                    | 0    | —    | ns          |

**Figure 28. I2S/SAI timing — master modes****Table 48. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)**

| Num. | Characteristic                                       | Min. | Max. | Unit        |
|------|------------------------------------------------------|------|------|-------------|
|      | Operating voltage                                    | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)           | 250  | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45%  | 55%  | MCLK period |

Table continues on the next page...

| 100<br>LQFP | Pin Name                                         | Default                                          | ALT0                                             | ALT1             | ALT2                        | ALT3        | ALT4 | ALT5     | ALT6         | ALT7                   | EzPort   |
|-------------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|------------------|-----------------------------|-------------|------|----------|--------------|------------------------|----------|
| 18          | PGA0_DP/<br>ADC0_DP0/<br>ADC1_DP3                | PGA0_DP/<br>ADC0_DP0/<br>ADC1_DP3                | PGA0_DP/<br>ADC0_DP0/<br>ADC1_DP3                |                  |                             |             |      |          |              |                        |          |
| 19          | PGA0_DM/<br>ADC0_DM0/<br>ADC1_DM3                | PGA0_DM/<br>ADC0_DM0/<br>ADC1_DM3                | PGA0_DM/<br>ADC0_DM0/<br>ADC1_DM3                |                  |                             |             |      |          |              |                        |          |
| 20          | PGA1_DP/<br>ADC1_DP0/<br>ADC0_DP3                | PGA1_DP/<br>ADC1_DP0/<br>ADC0_DP3                | PGA1_DP/<br>ADC1_DP0/<br>ADC0_DP3                |                  |                             |             |      |          |              |                        |          |
| 21          | PGA1_DM/<br>ADC1_DM0/<br>ADC0_DM3                | PGA1_DM/<br>ADC1_DM0/<br>ADC0_DM3                | PGA1_DM/<br>ADC1_DM0/<br>ADC0_DM3                |                  |                             |             |      |          |              |                        |          |
| 22          | VDDA                                             | VDDA                                             | VDDA                                             |                  |                             |             |      |          |              |                        |          |
| 23          | VREFH                                            | VREFH                                            | VREFH                                            |                  |                             |             |      |          |              |                        |          |
| 24          | VREFL                                            | VREFL                                            | VREFL                                            |                  |                             |             |      |          |              |                        |          |
| 25          | VSSA                                             | VSSA                                             | VSSA                                             |                  |                             |             |      |          |              |                        |          |
| 26          | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 |                  |                             |             |      |          |              |                        |          |
| 27          | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              |                  |                             |             |      |          |              |                        |          |
| 28          | XTAL32                                           | XTAL32                                           | XTAL32                                           |                  |                             |             |      |          |              |                        |          |
| 29          | EXTAL32                                          | EXTAL32                                          | EXTAL32                                          |                  |                             |             |      |          |              |                        |          |
| 30          | VBAT                                             | VBAT                                             | VBAT                                             |                  |                             |             |      |          |              |                        |          |
| 31          | PTE24                                            | ADC0_SE17                                        | ADC0_SE17                                        | PTE24            | CAN1_TX                     | UART4_TX    |      |          | EWM_OUT_b    |                        |          |
| 32          | PTE25                                            | ADC0_SE18                                        | ADC0_SE18                                        | PTE25            | CAN1_RX                     | UART4_RX    |      |          | EWM_IN       |                        |          |
| 33          | PTE26                                            | DISABLED                                         |                                                  | PTE26            |                             | UART4_CTS_b |      |          | RTC_CLKOUT   |                        |          |
| 34          | PTA0                                             | JTAG_TCLK/<br>SWD_CLK/<br>EZP_CLK                | TSIO_CH1                                         | PTA0             | UART0_CTS_b/<br>UART0_COL_b | FTM0_CH5    |      |          |              | JTAG_TCLK/<br>SWD_CLK  | EZP_CLK  |
| 35          | PTA1                                             | JTAG_TDI/<br>EZP_DI                              | TSIO_CH2                                         | PTA1             | UART0_RX                    | FTM0_CH6    |      |          |              | JTAG_TDI               | EZP_DI   |
| 36          | PTA2                                             | JTAG_TDO/<br>TRACE_SWO/<br>EZP_DO                | TSIO_CH3                                         | PTA2             | UART0_TX                    | FTM0_CH7    |      |          |              | JTAG_TDO/<br>TRACE_SWO | EZP_DO   |
| 37          | PTA3                                             | JTAG_TMS/<br>SWD_DIO                             | TSIO_CH4                                         | PTA3             | UART0_RTS_b                 | FTM0_CH0    |      |          |              | JTAG_TMS/<br>SWD_DIO   |          |
| 38          | PTA4/<br>LLWU_P3                                 | NMI_b/<br>EZP_CS_b                               | TSIO_CH5                                         | PTA4/<br>LLWU_P3 |                             | FTM0_CH1    |      |          |              | NMI_b                  | EZP_CS_b |
| 39          | PTA5                                             | DISABLED                                         |                                                  | PTA5             |                             | FTM0_CH2    |      | CMP2_OUT | I2S0_TX_BCLK | JTAG_TRST_b            |          |
| 40          | VDD                                              | VDD                                              | VDD                                              |                  |                             |             |      |          |              |                        |          |
| 41          | VSS                                              | VSS                                              | VSS                                              |                  |                             |             |      |          |              |                        |          |
| 42          | PTA12                                            | CMP2_IN0                                         | CMP2_IN0                                         | PTA12            | CAN0_TX                     | FTM1_CH0    |      |          | I2S0_TXD0    | FTM1_QD_PHA            |          |

## Pinout

| 100 LQFP | Pin Name          | Default                              | ALT0                                 | ALT1              | ALT2      | ALT3                        | ALT4         | ALT5    | ALT6         | ALT7        | EzPort |
|----------|-------------------|--------------------------------------|--------------------------------------|-------------------|-----------|-----------------------------|--------------|---------|--------------|-------------|--------|
| 43       | PTA13/<br>LLWU_P4 | CMP2_IN1                             | CMP2_IN1                             | PTA13/<br>LLWU_P4 | CAN0_RX   | FTM1_CH1                    |              |         | I2S0_TX_FS   | FTM1_QD_PHB |        |
| 44       | PTA14             | DISABLED                             |                                      | PTA14             | SPI0_PCS0 | UART0_TX                    |              |         | I2S0_RX_BCLK | I2S0_TXD1   |        |
| 45       | PTA15             | DISABLED                             |                                      | PTA15             | SPI0_SCK  | UART0_RX                    |              |         | I2S0_RXD0    |             |        |
| 46       | PTA16             | DISABLED                             |                                      | PTA16             | SPI0_SOUT | UART0_CTS_b/<br>UART0_COL_b |              |         | I2S0_RX_FS   | I2S0_RXD1   |        |
| 47       | PTA17             | ADC1_SE17                            | ADC1_SE17                            | PTA17             | SPI0_SIN  | UART0_RTS_b                 |              |         | I2S0_MCLK    |             |        |
| 48       | VDD               | VDD                                  | VDD                                  |                   |           |                             |              |         |              |             |        |
| 49       | VSS               | VSS                                  | VSS                                  |                   |           |                             |              |         |              |             |        |
| 50       | PTA18             | EXTAL0                               | EXTAL0                               | PTA18             |           | FTM0_FLT2                   | FTM_CLKIN0   |         |              |             |        |
| 51       | PTA19             | XTAL0                                | XTAL0                                | PTA19             |           | FTM1_FLT0                   | FTM_CLKIN1   |         | LPTMR0_ALT1  |             |        |
| 52       | RESET_b           | RESET_b                              | RESET_b                              |                   |           |                             |              |         |              |             |        |
| 53       | PTB0/<br>LLWU_P5  | ADC0_SE8/<br>ADC1_SE8/<br>TSI0_CH0   | ADC0_SE8/<br>ADC1_SE8/<br>TSI0_CH0   | PTB0/<br>LLWU_P5  | I2C0_SCL  | FTM1_CH0                    |              |         | FTM1_QD_PHA  |             |        |
| 54       | PTB1              | ADC0_SE9/<br>ADC1_SE9/<br>TSI0_CH6   | ADC0_SE9/<br>ADC1_SE9/<br>TSI0_CH6   | PTB1              | I2C0_SDA  | FTM1_CH1                    |              |         | FTM1_QD_PHB  |             |        |
| 55       | PTB2              | ADC0_SE12/<br>TSI0_CH7               | ADC0_SE12/<br>TSI0_CH7               | PTB2              | I2C0_SCL  | UART0_RTS_b                 |              |         | FTM0_FLT3    |             |        |
| 56       | PTB3              | ADC0_SE13/<br>TSI0_CH8               | ADC0_SE13/<br>TSI0_CH8               | PTB3              | I2C0_SDA  | UART0_CTS_b/<br>UART0_COL_b |              |         | FTM0_FLT0    |             |        |
| 57       | PTB9              | DISABLED                             |                                      | PTB9              | SPI1_PCS1 | UART3_CTS_b                 |              | FB_AD20 |              |             |        |
| 58       | PTB10             | ADC1_SE14                            | ADC1_SE14                            | PTB10             | SPI1_PCS0 | UART3_RX                    |              | FB_AD19 | FTM0_FLT1    |             |        |
| 59       | PTB11             | ADC1_SE15                            | ADC1_SE15                            | PTB11             | SPI1_SCK  | UART3_TX                    |              | FB_AD18 | FTM0_FLT2    |             |        |
| 60       | VSS               | VSS                                  | VSS                                  |                   |           |                             |              |         |              |             |        |
| 61       | VDD               | VDD                                  | VDD                                  |                   |           |                             |              |         |              |             |        |
| 62       | PTB16             | TSI0_CH9                             | TSI0_CH9                             | PTB16             | SPI1_SOUT | UART0_RX                    |              | FB_AD17 | EWM_IN       |             |        |
| 63       | PTB17             | TSI0_CH10                            | TSI0_CH10                            | PTB17             | SPI1_SIN  | UART0_TX                    |              | FB_AD16 | EWM_OUT_b    |             |        |
| 64       | PTB18             | TSI0_CH11                            | TSI0_CH11                            | PTB18             | CAN0_TX   | FTM2_CH0                    | I2S0_TX_BCLK | FB_AD15 | FTM2_QD_PHA  |             |        |
| 65       | PTB19             | TSI0_CH12                            | TSI0_CH12                            | PTB19             | CAN0_RX   | FTM2_CH1                    | I2S0_TX_FS   | FB_OE_b | FTM2_QD_PHB  |             |        |
| 66       | PTB20             | DISABLED                             |                                      | PTB20             | SPI2_PCS0 |                             |              | FB_AD31 | CMP0_OUT     |             |        |
| 67       | PTB21             | DISABLED                             |                                      | PTB21             | SPI2_SCK  |                             |              | FB_AD30 | CMP1_OUT     |             |        |
| 68       | PTB22             | DISABLED                             |                                      | PTB22             | SPI2_SOUT |                             |              | FB_AD29 | CMP2_OUT     |             |        |
| 69       | PTB23             | DISABLED                             |                                      | PTB23             | SPI2_SIN  | SPI0_PCS5                   |              | FB_AD28 |              |             |        |
| 70       | PTC0              | ADC0_SE14/<br>TSI0_CH13              | ADC0_SE14/<br>TSI0_CH13              | PTC0              | SPI0_PCS4 | PDB0_EXTRG                  |              | FB_AD14 | I2S0_TXD1    |             |        |
| 71       | PTC1/<br>LLWU_P6  | ADC0_SE15/<br>TSI0_CH14              | ADC0_SE15/<br>TSI0_CH14              | PTC1/<br>LLWU_P6  | SPI0_PCS3 | UART1_RTS_b                 | FTM0_CH0     | FB_AD13 | I2S0_TXD0    |             |        |
| 72       | PTC2              | ADC0_SE4b/<br>CMP1_IN0/<br>TSI0_CH15 | ADC0_SE4b/<br>CMP1_IN0/<br>TSI0_CH15 | PTC2              | SPI0_PCS2 | UART1_CTS_b                 | FTM0_CH1     | FB_AD12 | I2S0_TX_FS   |             |        |

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012 Freescale Semiconductor, Inc.

