



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	HCS12
Core Size	16-Bit
Speed	25MHz
Connectivity	CANbus, I ² C, SCI, SPI
Peripherals	PWM, WDT
Number of I/O	59
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.35V ~ 5.25V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-QFP
Supplier Device Package	80-QFP (14x14)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s12d32vfue

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

MC9S12DJ64 Device User Guide — V01.20

2.3.21	PH7 / KWH7 — Port H I/O Pin 7	59
2.3.22	PH6 / KWH6 — Port H I/O Pin 6	60
2.3.23	PH5 / KWH5 — Port H I/O Pin 5	60
2.3.24	PH4 / KWH4 — Port H I/O Pin 2	60
2.3.25	PH3 / KWH3 — Port H I/O Pin 3	60
2.3.26	PH2 / KWH2 — Port H I/O Pin 2	60
2.3.27	PH1 / KWH1 — Port H I/O Pin 1	60
2.3.28	PH0 / KWH0 — Port H I/O Pin 0	60
2.3.29	PJ7 / KWJ7 / SCL / TXCAN0 — PORT J I/O Pin 7	60
2.3.30	PJ6 / KWJ6 / SDA / RXCAN0 — PORT J I/O Pin 6	61
2.3.31	PJ[1:0] / KWJ[1:0] — Port J I/O Pins [1:0]	61
2.3.32	PK7 / ECS / ROMCTL — Port K I/O Pin 7	
2.3.33	PK[5:0] / XADDR[19:14] — Port K I/O Pins [5:0]	61
2.3.34	PM7 — Port M I/O Pin 7	
2.3.35	PM6 — Port M I/O Pin 6	
2.3.36	PM5 / TXCAN0 / SCK0 — Port M I/O Pin 5	
2.3.37	PM4 / RXCAN0 / MOSI0 — Port M I/O Pin 4	
2.3.38	PM3 / TXCAN0 / SS0 — Port M I/O Pin 3	
2.3.39	PM2 / RXCAN0 / MISO0 — Port M I/O Pin 2	
2.3.40	PM1 / TXCAN0 / TXB — Port M I/O Pin 1	
2.3.41	PM0 / RXCAN0 / RXB — Port M I/O Pin 0	
2.3.42	PP7 / KWP7 / PWM7 — Port P I/O Pin 7	
2.3.43	PP6 / KWP6 / PWM6 — Port P I/O Pin 6	
2.3.44	PP5 / KWP5 / PWM5 — Port P I/O Pin 5	
2.3.45	PP4 / KWP4 / PWM4 — Port P I/O Pin 4	
2.3.46	PP3 / KWP3 / PWM3 — Port P I/O Pin 3	
2.3.47	PP2 / KWP2 / PWM2 — Port P I/O Pin 2	
2.3.48	PP1 / KWP1 / PWM1 — Port P I/O Pin 1	
2.3.49	PP0 / KWP0 / PWM0 — Port P I/O Pin 0	
2.3.50	PS7 / SS0 — Port S I/O Pin 7	
2.3.51	PS6 / SCK0 — Port S I/O Pin 6	
2.3.52	PS5 / MOSI0 — Port S I/O Pin 5	
2.3.53	PS4 / MISO0 — Port S I/O Pin 4	
2.3.54	PS3 / TXD1 — Port S I/O Pin 3	
2.3.55	PS2 / RXD1 — Port S I/O Pin 2	
2.3.56	PS1 / TXD0 — Port S I/O Pin 1	64

	on 4 Modes of Operation
4.1	Overview
4.2	Chip Configuration Summary
4.3	Security70
4.3.1	Securing the Microcontroller70
4.3.2	Operation of the Secured Microcontroller70
4.3.3	Unsecuring the Microcontroller71
4.4	Low Power Modes
4.4.1	Stop
4.4.2	Pseudo Stop71
4.4.3	Wait
4.4.4	Run72
Secti	on 5 Resets and Interrupts
5.1	Overview
5.1	
5.2.1	Vectors .73 Vector Table .73
_	
5.3	Effects of Reset
5.3.1	I/O pins
5.3.2	Memory
Secti	on 6 HCS12 Core Block Description

List of Tables

Table 0-1	Derivati	ve Differences	.15
Table 0-2	Docume	ent References	.17
Table 1-1	Device I	Memory Map for MC9S12DJ64	.25
Table 1-2	Device I	Memory Map for MC9S12D32	.28
\$0000 - \$	000F	MEBI map 1 of 3 (HCS12 Multiplexed External Bus Interface)	30
\$0010 - \$	0014	MMC map 1 of 4 (HCS12 Module Mapping Control)	30
\$0015 - \$	0016	INT map 1 of 2 (HCS12 Interrupt)	31
\$0017 - \$	0019	Reserved	31
\$001A - \$	001B	Device ID Register (Table 1-4)	31
\$001C - \$	001D	MMC map 3 of 4 (HCS12 Module Mapping Control, Table 1-5)	31
\$001E - \$	S001E	MEBI map 2 of 3 (HCS12 Multiplexed External Bus Interface)	31
\$001F - \$	001F	INT map 2 of 2 (HCS12 Interrupt)	32
\$0020 - \$	0027	Reserved	32
\$0028 - \$	002F	BKP (HCS12 Breakpoint)	32
\$0030 - \$	0031	MMC map 4 of 4 (HCS12 Module Mapping Control)	32
\$0032 - \$	0033	MEBI map 3 of 3 (HCS12 Multiplexed External Bus Interface)	32
\$0034 - \$	003F	CRG (Clock and Reset Generator)	33
\$0040 - \$	007F	ECT (Enhanced Capture Timer 16 Bit 8 Channels)	33
\$0080 - \$	009F	ATD0 (Analog to Digital Converter 10 Bit 8 Channel)	36
\$00A0 - \$	800C7	PWM (Pulse Width Modulator 8 Bit 8 Channel)	37
\$00C8 - \$	SOOCF	SCI0 (Asynchronous Serial Interface)	39
\$00D0 - \$	800D7	SCI1 (Asynchronous Serial Interface)	39
\$00D8 - \$	800DF	SPI0 (Serial Peripheral Interface)	40
\$00E0 - \$	00E7	IIC (Inter IC Bus)	40
\$00E8 - \$	00EF	BDLC (Bytelevel Data Link Controller J1850)	41
\$00F0 - \$	00FF	Reserved	41
\$0100 - \$	010F	Flash Control Register (fts64k)	41
\$0110 - \$	011B	EEPROM Control Register (eets1k)	42
\$011C - \$	011F	Reserved for RAM Control Register	42
\$0120 - \$	013F	ATD1 (Analog to Digital Converter 10 Bit 8 Channel)	43
\$0140 - \$		CAN0 (Freescale Scalable CAN - FSCAN)	
Table 1-3	Detailed	FSCAN Foreground Receive and Transmit Buffer Layout	.45
\$0180 - \$	023F	Reserved	46

Section 1 Introduction

1.1 Overview

The MC9S12DJ64 microcontroller unit (MCU) is a 16-bit device composed of standard on-chip peripherals including a 16-bit central processing unit (HCS12 CPU), 64K bytes of Flash EEPROM, 4K bytes of RAM, 1K bytes of EEPROM, two asynchronous serial communications interfaces (SCI), one serial peripheral interfaces (SPI), an 8-channel IC/OC enhanced capture timer, two 8-channel, 10-bit analog-to-digital converters (ADC), an 8-channel pulse-width modulator (PWM), a digital Byte Data Link Controller (BDLC), 29 discrete digital I/O channels (Port A, Port B, Port K and Port E), 20 discrete digital I/O lines with interrupt and wakeup capability, a CAN 2.0 A, B software compatible modules (MSCAN12), and an Inter-IC Bus. The MC9S12DJ64 has full 16-bit data paths throughout. However, the external bus can operate in an 8-bit narrow mode so single 8-bit wide memory can be interfaced for lower cost systems. The inclusion of a PLL circuit allows power consumption and performance to be adjusted to suit operational requirements.

1.2 Features

- HCS12 Core
 - 16-bit HCS12 CPU
 - i. Upward compatible with M68HC11 instruction set
 - ii. Interrupt stacking and programmer's model identical to M68HC11
 - iii. Instruction queue
 - iv. Enhanced indexed addressing
 - MEBI (Multiplexed External Bus Interface)
 - MMC (Module Mapping Control)
 - INT (Interrupt control)
 - BKP (Breakpoints)
 - BDM (Background Debug Mode)
- CRG (low current Colpitts or Pierce oscillator, PLL, reset, clocks, COP watchdog, real time interrupt, clock monitor)
- 8-bit and 4-bit ports with interrupt functionality
 - Digital filtering
 - Programmable rising or falling edge trigger
- Memory
 - 64K Flash EEPROM
 - 1K byte EEPROM




Figure 1-2 MC9S12DJ64 Memory Map out of Reset

1.5.1 Detailed Register Map

\$0000 - \$000F

MEBI map 1 of 3 (HCS12 Multiplexed External Bus Interface)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0000	PORTA	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0001	PORTB	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0002	DDRA	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0003	DDRB	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0004	Reserved	Read:	0	0	0	0	0	0	0	0
φ000 4	Reserved	Write:								
Ф000 <i>E</i>	Decembed	Read:	0	0	0	0	0	0	0	0
\$0005	Reserved	Write:								
¢oooe	Decembed	Read:	0	0	0	0	0	0	0	0
\$0006	Reserved	Write:								
	December	Read:	0	0	0	0	0	0	0	0
\$0007	Reserved	Write:								
\$0008	PORTE	Read: Write:	Bit 7	6	5	4	3	2	Bit 1	Bit 0
\$0009	DDRE	Read: Write:	Bit 7	6	5	4	3	Bit 2	0	0
\$000A	PEAR	Read: Write:	NOACCE	0	PIPOE	NECLK	LSTRE	RDWE	0	0
\$000B	MODE	Read: Write:	MODC	MODB	MODA	0	IVIS	0	EMK	EME
#	DUIOD	Read:	DUDICE	0	0	DUDEE	0	0	DUDDE	DUDAE
\$000C	PUCR	Write:	PUPKE			PUPEE			PUPBE	PUPAE
\$000D	RDRIV	Read: Write:	RDPK	0	0	RDPE	0	0	RDPB	RDPA
Ф000 Г	EDICTI	Read:	0	0	0	0	0	0	0	CCTD
\$000E	EBICTL	Write:								ESTR
Ф000 Г	Danam (a -	Read:	0	0	0	0	0	0	0	0
\$000F	Reserved	Write:								
		'								

\$0010 - \$0014

MMC map 1 of 4 (HCS12 Module Mapping Control)

Address	Name
\$0010	INITRM
\$0011	INITRG

Read: Write: RAM15 RAM14 RAM13 RAM12 RAM11 0 0 RAMHAI Read: 0 DEC44 DEC43 DEC44 D		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Write: 0 0 0 0	Read:	D \ M 1 5	DAM14	DAM12	DAM12	D / M / 1	0	0	DVMHVI
Read: 0 PEC44 PEC42 PEC42 PEC44 0 0 0	Write:	KAWII	INAIVI 14	KAWIIS	NAMIL	NAWIII			NAIVII IAL
	Read:	0	REG14	REG13	REG12	REG11	0	0	0
Write: REG14 REG15 REG12 REG11	Write:		KEG 14	KEG13	REG12	REGII			

\$0034 - \$003F

CRG (Clock and Reset Generator)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0034	SYNR	Read:	0	0	SYN5	SYN4	SYN3	SYN2	SYN1	SYN0
ψ0004	STINIX	Write:			5110	SINA	5110	STINZ	5111	31110
\$0035	REFDV	Read:	0	0	0	0	REFDV3	REFDV2	REFDV1	REFDV0
φ0033	KEFDV	Write:					KELD13	KEFDVZ	KELDAI	KELDAO
¢oose	CTFLG	Read:	0	0	0	0	0	0	0	0
\$0036	TEST ONLY	Write:								
# 0027	CDCELC	Read:	DTIE	DODE	0	LOCKIE	LOCK	TRACK	CCMIE	SCM
\$0037	CRGFLG	Write:	RTIF	PORF		LOCKIF			SCMIF	
	CDCINIT	Read:	DTIE	0	0	LOCKIE	0	0	COMIE	0
\$0038	CRGINT	Write:	RTIE			LOCKIE			SCMIE	
\$0039	CLKSEL	Read:	PLLSEL	PSTP	SYSWAI	ROAWAI	PLLWAI	CWAI	RTIWAI	COPWAI
φυυσθ	CLNSEL	Write:	FLLSEL	FOIF	STOWAL	KOAWAI	FLLVVAI	CVKI	KIIWAI	COFWAI
\$003A	PLLCTL	Read:	CME	PLLON	AUTO	ACQ	0	PRE	PCE	SCME
φυυσΑ	FLLCTL	Write:	CIVIL	FLLOIN	AUTO	ACQ		FNE	FUL	SCIVIE
¢002D	RTICTL	Read:	0	RTR6	RTR5	RTR4	RTR3	RTR2	RTR1	RTR0
\$003B	KIICIL	Write:		KIKO	KIKO	KIK4	KIKS	KIKZ	KIKI	KIKU
#0000	CODOTI	Read:	WCOP	RSBCK	0	0	0	CDC	CD4	CDO
\$003C	COPCTL	Write:	WCOP	KODUK				CR2	CR1	CR0
Ф000 D	FORBYP	Read:	0	0	0	0	0	0	0	0
\$003D	TEST ONLY	Write:								
₾ 000 □	CTCTL	Read:	0	0	0	0	0	0	0	0
\$003E	TEST ONLY	Write:								
₾ 000 □	4 DM 400 D	Read:	0	0	0	0	0	0	0	0
\$003F	ARMCOP	Write:	Bit 7	6	5	4	3	2	1	Bit 0

\$0040 - \$007F

ECT (Enhanced Capture Timer 16 Bit 8 Channels)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0040	TIOS	Read: Write:	IOS7	IOS6	IOS5	IOS4	IOS3	IOS2	IOS1	IOS0
\$0041	CFORC	Read:	0	0	0	0	0	0	0	0
φ00 4 I	CFORC	Write:	FOC7	FOC6	FOC5	FOC4	FOC3	FOC2	FOC1	FOC0
\$0042	OC7M	Read: Write:	OC7M7	OC7M6	OC7M5	OC7M4	ОС7М3	OC7M2	OC7M1	ОС7М0
\$0043	OC7D	Read: Write:	OC7D7	OC7D6	OC7D5	OC7D4	OC7D3	OC7D2	OC7D1	OC7D0
\$0044	TCNT (hi)	Read:	Bit 15	14	13	12	11	10	9	Bit 8
ΨΟΟΤΤ	TOINT (III)	Write:								
\$0045	TCNT (lo)	Read:	Bit 7	6	5	4	3	2	1	Bit 0
φυυ-ισ	10111 (10)	Write:								
\$0046	TSCR1	Read:	TEN	TSWAI	TSFRZ	TFFCA	0	0	0	0
φοσισ	1001(1	Write:	,	1011/11	101112	1110/				
\$0047	TTOV	Read: Write:	TOV7	TOV6	TOV5	TOV4	TOV3	TOV2	TOV1	TOV0
\$0048	TCTL1	Read: Write:	OM7	OL7	OM6	OL6	OM5	OL5	OM4	OL4
\$0049	TCTL2	Read: Write:	ОМ3	OL3	OM2	OL2	OM1	OL1	ОМО	OL0

\$00E8 - \$00EF

BDLC (Bytelevel Data Link Controller J1850)

Address	Name
\$00E8	DLCBCR1
\$00E9	DLCBSVR
\$00EA	DLCBCR2
\$00EB	DLCBDR
\$00EC	DLCBARD
\$00ED	DLCBRSR
\$00EE	DLCSCR
\$00EF	DLCBSTAT

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	IMSG	CLKS	0	0	0	0	ΙE	\A/ON4
Write:	IIVISG	CLNS					IC	WCM
Read:	0	0	13	12	I1	10	0	0
Write:								
Read:	SMRST	DLOOP	RX4XE	NBFS	TEOD	TSIFR	TMIFR1	TMIFR0
Write:	SIVINST	DLOOP	NA4AL	NDFS	ILOD	ISIFK	TIVIIFIXI	TIVIIFICO
Read:	D7	D6	D5	D4	D3	D2	D1	D0
Write:	וט	D6	DS	D4	כם	DZ	וט	DU
Read:	0	RXPOL	0	0	DO2	BO2	BO1	DO0
Write:		KAPOL			BO3	BU2	БОТ	BO0
Read:	0	0	R5	R4	R3	R2	R1	R0
Write:			Ko	N4	КЭ	RΖ	ΚI	KU
Read:	0	0	0	BDLCE	0	0	0	0
Write:				BULCE				
Read:	0	0	0	0	0	0	0	IDLE
Write:								

\$00F0 - \$00FF

Reserved

Address	Name
\$00F0 -	Reserved
\$00FF	Reserved

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	0	0	0	0	0	0	0	0
Write:								

\$0100 - \$010F

Flash Control Register (fts64k)

Address	Name
\$0100	FCLKDIV
\$0101	FSEC
\$0102	Reserved
\$0103	FCNFG
\$0104	FPROT
\$0105	FSTAT
\$0106	FCMD
\$0107	Reserved
\$0108	FADDRHI
\$0109	FADDRLO

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Read: Write:	FDIVLD	PRDIV8	FDIV5	FDIV4	FDIV3	FDIV2	FDIV1	FDIV0	
Read:	KEYEN	NV6	NV5	NV4	NV3	NV2	SEC1	SEC0	
Write:									
Read:	0	0	0	0	0	0	0	0	
Write:									
Read:	CBEIE	CCIE	KEYACC	0	0	0	0	0	
Write:	CDLIL	OOIL	NL IACC						
Read:	FPOPEN	NV6	FPHDIS	FPHS1	FPHS0	FPLDIS	FPLS1	FPLS0	
Write:	TT OF LIV	1110	1111010		111100	11 2510	11 201		
Read:	CBEIF	CCIF	PVIOL	ACCERR	0	BLANK	0	0	
Write:	052			7.0021.11		D2,			
Read:	0	CMDB6	CMDB5	0	0	CMDB2	0	CMDB0	
Write:		ONIDBO	OWIDBO			OWIDDE		OWIDDO	
Read:	0	0	0	0	0	0	0	0	
Write:									
Read:	Bit 14	Bit 14	13	12	11	10	9	Bit 8	
Write:						.0	<u> </u>	20	
Read:	Bit 7	6	5	4	3	2	1	Bit 0	
Write:	5 7	,	,	,	3	_	•	2 0	

\$0100 - \$010F Flash Control Register (fts64k)

Address	Name	[Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$010A	FDATAHI	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$010B	FDATALO	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$010C -	Posonyod	Read:	0	0	0	0	0	0	0	0
\$010F	Reserved	Reserved Write:								

\$0110 - \$011B

EEPROM Control Register (eets1k)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0110	ECLKDIV	Read: Write:	EDIVLD	PRDIV8	EDIV5	EDIV4	EDIV3	EDIV2	EDIV1	EDIV0
\$0111	Reserved	Read:	0	0	0	0	0	0	0	0
φοτιτ	reserved	Write:								
\$0112	Reserved	Read:	0	0	0	0	0	0	0	0
Ψσ	. 1000. 100	Write:								
\$0113	ECNFG	Read:	CBEIE	CCIE	0	0	0	0	0	0
******		Write:			=					
\$0114	EPROT	Read:	EPOPEN	NV6	NV5	NV4	EPDIS	EP2	EP1	EP0
		Write:		0015						
\$0115	ESTAT	Read:	CBEIF	CCIF	PVIOL	ACCERR	0	BLANK	0	0
		Write:	0			0			0	
\$0116	ECMD	Read:	0	CMDB6	CMDB5	0	0	CMDB2	0	CMDB0
	Danamadia	Write:	0	0	0	0	0	0	0	0
\$0117	Reserved for	Read: Write:	U	U	U	U	0	U	U	U
	Factory Test		0	0	0	0	0	0	0	
\$0118	EADDRHI	Read:	U	U	U	U	U	U	U	Bit 8
		Write:								
\$0119	EADDRLO	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
		Read:								
\$011A	EDATAHI	Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$011B	EDATALO	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0

\$011C - \$011F

Reserved for RAM Control Register

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$011C -	Reserved	Read:	0	0	0	0	0	0	0	0
\$011F	Reserved	Write:								

2.3 Detailed Signal Descriptions

2.3.1 EXTAL, XTAL — Oscillator Pins

EXTAL and XTAL are the crystal driver and external clock pins. On reset all the device clocks are derived from the EXTAL input frequency. XTAL is the crystal output.

2.3.2 RESET — External Reset Pin

An active low bidirectional control signal, it acts as an input to initialize the MCU to a known start-up state, and an output when an internal MCU function causes a reset.

2.3.3 TEST — Test Pin

56

This input only pin is reserved for test.

NOTE: The TEST pin must be tied to VSS in all applications.

2.3.4 VREGEN — Voltage Regulator Enable Pin

This input only pin enables or disables the on-chip voltage regulator.

2.3.5 XFC — PLL Loop Filter Pin

PLL loop filter. Please ask your Freescale representative for the interactive application note to compute PLL loop filter elements. Any current leakage on this pin must be avoided.




Figure 2-3 PLL Loop Filter Connections

2.3.6 BKGD / TAGHI / MODC — Background Debug, Tag High, and Mode Pin

The BKGD/TAGHI/MODC pin is used as a pseudo-open-drain pin for the background debug communication. In MCU expanded modes of operation when instruction tagging is on, an input low on this pin during the falling edge of E-clock tags the high half of the instruction word being read into the

M MOTOROLA

2.3.46 PP3 / KWP3 / PWM3 — Port P I/O Pin 3

PP3 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 3 output.

2.3.47 PP2 / KWP2 / PWM2 — Port P I/O Pin 2

PP2 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 2 output.

2.3.48 PP1 / KWP1 / PWM1 — Port P I/O Pin 1

PP1 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 1 output.

2.3.49 PP0 / KWP0 / PWM0 — Port P I/O Pin 0

PPO is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 0 output.

2.3.50 PS7 / SS0 — Port S I/O Pin 7

PS6 is a general purpose input or output pin. It can be configured as the slave select pin \overline{SS} of the Serial Peripheral Interface 0 (SPI0).

2.3.51 PS6 / SCK0 — Port S I/O Pin 6

PS6 is a general purpose input or output pin. It can be configured as the serial clock pin SCK of the Serial Peripheral Interface 0 (SPI0).

2.3.52 PS5 / MOSI0 — Port S I/O Pin 5

PS5 is a general purpose input or output pin. It can be configured as master output (during master mode) or slave input pin (during slave mode) MOSI of the Serial Peripheral Interface 0 (SPI0).

2.3.53 PS4 / MISO0 — Port S I/O Pin 4

PS4 is a general purpose input or output pin. It can be configured as master input (during master mode) or slave output pin (during slave mode) MOSI of the Serial Peripheral Interface 0 (SPI0).

2.3.54 PS3 / TXD1 — Port S I/O Pin 3

PS3 is a general purpose input or output pin. It can be configured as the transmit pin TXD of Serial Communication Interface 1 (SCI1).

Mnemonic	Pin Number	Nominal	Description					
Willelilollic	112-pin QFP	Voltage	Description					
VDDPLL	43	2.5V	Provides operating voltage and ground for the Phased-Locked					
VSSPLL	45	0V	Loop. This allows the supply voltage to the PLL to be bypassed independently. Internal power and ground generated by internal regulator.					
VREGEN	97	5.0V	Internal Voltage Regulator enable/disable					

2.4.1 VDDX, VSSX — Power & Ground Pins for I/O Drivers

External power and ground for I/O drivers. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. Bypass requirements depend on how heavily the MCU pins are loaded.

VDDX and VSSX are the supplies for Ports J, K, M, P, T and S.

2.4.2 VDDR, VSSR — Power & Ground Pins for I/O Drivers & for Internal Voltage Regulator

External power and ground for I/O drivers and input to the internal voltage regulator. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. Bypass requirements depend on how heavily the MCU pins are loaded.

VDDR and VSSR are the supplies for Ports A, B, E and H.

2.4.3 VDD1, VDD2, VSS1, VSS2 — Internal Logic Power Supply Pins

Power is supplied to the MCU through VDD and VSS. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. This 2.5V supply is derived from the internal voltage regulator. There is no static load on those pins allowed. The internal voltage regulator is turned off, if VREGEN is tied to ground.

NOTE: No load allowed except for bypass capacitors.

2.4.4 VDDA, VSSA — Power Supply Pins for ATD0/ATD1 and VREG

VDDA, VSSA are the power supply and ground input pins for the voltage regulator and the two analog to digital converters. It also provides the reference for the internal voltage regulator. This allows the supply voltage to ATD0/ATD1 and the reference voltage to be bypassed independently.

Table 4-2 Clock Selection Based on PE7

PE7 = XCLKS	Description				
0	Pierce Oscillator/external clock selected				

Table 4-3 Voltage Regulator VREGEN

VREGEN Description						
1	Internal Voltage Regulator enabled					
	Internal Voltage Regulator disabled, VDD1,2 and VDDPLL must be supplied externally with 2.5V					

4.3 Security

The device will make available a security feature preventing the unauthorized read and write of the memory contents. This feature allows:

- Protection of the contents of FLASH,
- Protection of the contents of EEPROM,
- Operation in single-chip mode,
- Operation from external memory with internal FLASH and EEPROM disabled.

The user must be reminded that part of the security must lie with the user's code. An extreme example would be user's code that dumps the contents of the internal program. This code would defeat the purpose of security. At the same time the user may also wish to put a back door in the user's program. An example of this is the user downloads a key through the SCI which allows access to a programming routine that updates parameters stored in EEPROM.

4.3.1 Securing the Microcontroller

Once the user has programmed the FLASH and EEPROM (if desired), the part can be secured by programming the security bits located in the FLASH module. These non-volatile bits will keep the part secured through resetting the part and through powering down the part.

The security byte resides in a portion of the Flash array.

Check the Flash Block User Guide for more details on the security configuration.

4.3.2 Operation of the Secured Microcontroller

4.3.2.1 Normal Single Chip Mode

This will be the most common usage of the secured part. Everything will appear the same as if the part was not secured with the exception of BDM operation. The BDM operation will be blocked.

(M) MOTOROLA

4.3.2.2 Executing from External Memory

The user may wish to execute from external space with a secured microcontroller. This is accomplished by resetting directly into expanded mode. The internal FLASH and EEPROM will be disabled. BDM operations will be blocked.

4.3.3 Unsecuring the Microcontroller

In order to unsecure the microcontroller, the internal FLASH and EEPROM must be erased. This can be done through an external program in expanded mode or via a sequence of BDM commands. Unsecuring is also possible via the Backdoor Key Access. Refer to Flash Block Guide for details.

Once the user has erased the FLASH and EEPROM, the part can be reset into special single chip mode. This invokes a program that verifies the erasure of the internal FLASH and EEPROM. Once this program completes, the user can erase and program the FLASH security bits to the unsecured state. This is generally done through the BDM, but the user could also change to expanded mode (by writing the mode bits through the BDM) and jumping to an external program (again through BDM commands). Note that if the part goes through a reset before the security bits are reprogrammed to the unsecure state, the part will be secured again.

4.4 Low Power Modes

The microcontroller features three main low power modes. Consult the respective Block User Guide for information on the module behavior in Stop, Pseudo Stop, and Wait Mode. An important source of information about the clock system is the Clock and Reset Generator User Guide (CRG).

4.4.1 Stop

Executing the CPU STOP instruction stops all clocks and the oscillator thus putting the chip in fully static mode. Wake up from this mode can be done via reset or external interrupts.

4.4.2 Pseudo Stop

This mode is entered by executing the CPU STOP instruction. In this mode the oscillator is still running and the Real Time Interrupt (RTI) or Watchdog (COP) sub module can stay active. Other peripherals are turned off. This mode consumes more current than the full STOP mode, but the wake up time from this mode is significantly shorter.

4.4.3 Wait

This mode is entered by executing the CPU WAI instruction. In this mode the CPU will not execute instructions. The internal CPU signals (address and data bus) will be fully static. All peripherals stay active. For further power consumption the peripherals can individually turn off their local clocks.

\$FFCA, \$FFCB	Modulus Down Counter underflow	I-Bit	MCCTL (MCZI)	\$CA				
\$FFC8, \$FFC9	Pulse Accumulator B Overflow		PBCTL (PBOVI)	\$C8				
\$FFC6, \$FFC7	CRG PLL lock	I-Bit	CRGINT (LOCKIE)	\$C6				
\$FFC4, \$FFC5	CRG Self Clock Mode	I-Bit	CRGINT (SCMIE)	\$C4				
\$FFC2, \$FFC3	BDLC	I-Bit	DLCBCR1 (IE)	\$C2				
\$FFC0, \$FFC1	IIC Bus	I-Bit	IBCR (IBIE)	\$C0				
\$FFBE, \$FFBF	Reserved	I-Bit	Reserved	\$BE				
\$FFBC, \$FFBD	Neserveu	I-Bit	Neseiveu	\$BC				
\$FFBA, \$FFBB	EEPROM	I-Bit	ECNFG (CCIE, CBEIE)	\$BA				
\$FFB8, \$FFB9	FLASH	I-Bit	FCNFG (CCIE, CBEIE)	\$B8				
\$FFB6, \$FFB7	CAN0 wake-up	I-Bit	CANRIER (WUPIE)	\$B6				
\$FFB4, \$FFB5	CAN0 errors	I-Bit	CANRIER (CSCIE, OVRIE)	\$B4				
\$FFB2, \$FFB3	CAN0 receive	I-Bit	CANRIER (RXFIE)	\$B2				
\$FFB0, \$FFB1	CAN0 transmit	I-Bit	CANTIER (TXEIE2-TXEIE0)	\$B0				
\$FFAE, \$FFAF		I-Bit		\$AE				
\$FFAC, \$FFAD		I-Bit		\$AC				
\$FFAA, \$FFAB		I-Bit		\$AA				
\$FFA8, \$FFA9		I-Bit		\$A8				
\$FFA6, \$FFA7		I-Bit		\$A6				
\$FFA4, \$FFA5		I-Bit		\$A4				
\$FFA2, \$FFA3		I-Bit		\$A2				
\$FFA0, \$FFA1	Reserved	I-Bit	Reserved	\$A0				
\$FF9E, \$FF9F	Reserved	I-Bit	Reserved	\$9E				
\$FF9C, \$FF9D		I-Bit		\$9C				
\$FF9A, \$FF9B		I-Bit		\$9A				
\$FF98, \$FF99		I-Bit		\$98				
\$FF96, \$FF97		I-Bit		\$96				
\$FF94, \$FF95		I-Bit		\$94				
\$FF92, \$FF93		I-Bit		\$92				
\$FF90, \$FF91		I-Bit		\$90				
\$FF8E, \$FF8F	Port P	I-Bit	PIEP (PIEP7-0)	\$8E				
\$FF8C, \$FF8D	PWM Emergency Shutdown	I-Bit	PWMSDN (PWMIE)	\$8C				
\$FF80 to \$FF8B	Reserved							

5.3 Effects of Reset

When a reset occurs, MCU registers and control bits are changed to known start-up states. Refer to the respective module Block User Guides for register reset states.

5.3.1 I/O pins

Refer to the HCS12 Multiplexed External Bus Interface (MEBI) Block Guide for mode dependent pin configuration of port A, B, E and K out of reset.

Refer to the PIM Block User Guide for reset configurations of all peripheral module ports.

(M) MOTOROLA




Figure 22-4 Recommended PCB Layout for 80QFP Pierce Oscillator

B.2 112-pin LQFP package




Figure B-1 112-pin LQFP mechanical dimensions (case no. 987)