

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	HCS12
Core Size	16-Bit
Speed	25MHz
Connectivity	CANbus, I ² C, SCI, SPI
Peripherals	PWM, WDT
Number of I/O	59
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.35V ~ 5.25V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-QFP
Supplier Device Package	80-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12d64cfuer

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Version Number	Revision Date	Effective Date	Author	Description of Changes
V01.06	20 Aug. 2002	20 Aug. 2002		NVM electricals updated Subsection "Detailed Register Map: Address corrections Preface, Table "Document references": added OSC User Guide New section "Oscillator (OSC) Block Description"
V01.07	20 Sept. 2002	20 Sept. 2002		Electrical Characteristics: -> Section "General": removed preliminary disclaimer ->Table "Supply Current Characteristics": changed max Run IDD from 65mA to 50mA changes max Wait IDD from 40mA to 30mA changed max Stop IDD from 50uA to 100uA Section HCS12 Core Block Description: mentioned alternate clock of BDM to be equivalent to oscillator clock
V01.08	25 Sept. 2002	25 Sept. 2002		Table "5V I/O Characteristics": Corrected Input Leakage Current to +/- 1 uA Section "Part ID assignment": Located on start of next page for better readability
V01.09	10 Oct. 2002	10 Oct. 2002		Added MC9S12A64 derivative to cover sheet and "Derivative Differences" Table Corrected in footnote of Table "PLL Characteristics": f _{OSC} = 4MHz
V01.10	8 Nov. 2002	8 Nov. 2002		Renamed "Preface" section to "Derivative Differences and Document references". Added details for derivatives missing CAN0 and/or BDLC Table "ESD and Latch-up Test Conditions": changed pulse numbers from 3 to 1 Table "ESD and Latch-Up Protection Characteristics": changed parameter classification from C to T Table "5V I/O Characteristics": removed foot note from "Input Leakage Current" Table " Supply Current Characteristics": updated Stop and Pseudo Stop currents
V01.11	24 Jan. 2003	24 Jan. 2003		Subsection "Detailed Register Map": Corrected several entries Subsection "Unsecuring the Microcontroller": Added more details Table "Operating Conditions": improved footnote 1 wording, applied footnote 1 to PLL Supply Voltage.
V01.12	31 Mar. 2003	31 Mar. 2003		Tables "SPI Master/Slave Mode Timing Characteristics: Corrected Operating Frequency Appendix 'NVM, Flash and EEPROM': Replaced 'burst programming' by 'row programming Table "Operating Conditions": corrected minimum bus frequency to 0.25MHz Section "Feature List": ECT features changed to "Four pulse accumulators"
V01.13	20 May 2003	20 May 2003		Replaced references to HCS12 Core Guide by the individual HCS12 Block guides Table "Signal Properties" corrected pull resistor reset state for PE7 and PE4-PE2. Table "Absolute Maximum Ratings" corrected footnote on clamp of TEST pin.
V01.14	10 June 2003	10 June 2003		Added cycle definition to "CPU 12 Block Description". Added register reset values to MMC and MEBI block descriptions. Diagram "Clock Connections": Connect Bus Clock to HCS12 Core

7 PS0 / RXD0 — Port S I/O Pin 0	64
8 PT[7:0] / IOC[7:0] — Port T I/O Pins [7:0]	64
Power Supply Pins	64
VDDX, VSSX — Power & Ground Pins for I/O Drivers	65
VDDR, VSSR — Power & Ground Pins for I/O Drivers & for Internal Voltage Re	egulator
VDD1, VDD2, VSS1, VSS2 — Internal Logic Power Supply Pins	65
VDDA, VSSA — Power Supply Pins for ATD0/ATD1 and VREG	65
VRH, VRL — ATD Reference Voltage Input Pins	66
VDDPLL, VSSPLL — Power Supply Pins for PLL	66
VREGEN — On Chip Voltage Regulator Enable	66
7 3	 PS0 / RXD0 — Port S I/O Pin 0. PT[7:0] / IOC[7:0] — Port T I/O Pins [7:0]

Section 3 System Clock Description

3.1	Overview.							
-----	-----------	--	--	--	--	--	--	--

Section 4 Modes of Operation

4.1	Overview
4.2	Chip Configuration Summary
4.3	Security
4.3.1	Securing the Microcontroller
4.3.2	Operation of the Secured Microcontroller
4.3.3	Unsecuring the Microcontroller71
4.4	Low Power Modes
4.4.1	Stop
4.4.2	Pseudo Stop
4.4.3	Wait
4.4.4	Run

Section 5 Resets and Interrupts

5.1	Overview
5.2	Vectors
5.2.1	Vector Table
5.3	Effects of Reset
5.3.1	I/O pins
5.3.2	Memory

Section 6 HCS12 Core Block Description

Derivative Differences and Document References

Derivative Differences

Table 0-1 shows the availability of peripheral modules on the various derivatives. For details about the compatibility within the MC9S12D-Family refer also to engineering bulletin EB386.

Generic device	MC9S12DJ64	MC9S12D64	MC9S12A64	MC9S12D32	MC9S12A32
CAN0	1	1	0	1	0
J1850/BDLC	1	0	0	0	0
Packages	112LQFP, 80QFP	112LQFP, 80QFP	112LQFP, 80QFP	80QFP	80QFP
Mask Set	L86D	L86D	L86D	L86D	L86D
Temp Options	M, V, C	M, V, C	С	M, V, C	С
Package Codes	PV, FU	PV, FU	PV, FU	FU	FU
Note	An errata exists contact Sales office				

Table 0-1 Derivative Differences



Figure 0-1 Order Partnumber Example

The following items should be considered when using a derivative.

- Registers
 - Do not write or read CAN0 registers (after reset: address range \$0140 \$017F), if using a derivative without CAN0 (see **Table 0-1**).
 - Do not write or read BDLC registers (after reset: address range \$00E8 \$00EF), if using a derivative without BDLC (see **Table 0-1**).
- Interrupts
 - Fill the four CAN0 interrupt vectors (\$FFB0 \$FFB7) according to your coding policies for unused interrupts, if using a derivative without CAN0 (see **Table 0-1**).
 - Fill the BDLC interrupt vector (\$FFC2, \$FFC3) according to your coding policies for unused interrupts, if using a derivative without BDLC (see **Table 0-1**).



Address	Module	Size (Bytes)
\$C000 - \$FFFF	Fixed Flash EEPROM array incl. 0.5K, 1K, 2K or 4K Protected Sector at end and 256 bytes of Vector Space at \$FF80 - \$FFFF	16384

	Table 1-1	Device Memor	y Map for	MC9S12DJ64
--	-----------	---------------------	-----------	------------

\$0040 - \$007F

ECT (Enhanced Capture Timer 16 Bit 8 Channels)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0063	PACN2 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0064	PACN1 (hi)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0065	PACN0 (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0066	MCCTL	Read: Write:	MCZI	MODMC	RDMCL	0 ICLAT	0 FLMC	MCEN	MCPR1	MCPR0
\$0067	MCFLG	Read: Write:	MCZF	0	0	0	POLF3	POLF2	POLF1	POLF0
\$0068	ICPAR	Read: Write:	0	0	0	0	PA3EN	PA2EN	PA1EN	PA0EN
\$0069	DLYCT	Read: Write:	0	0	0	0	0	0	DLY1	DLY0
\$006A	ICOVW	Read: Write:	NOVW7	NOVW6	NOVW5	NOVW4	NOVW3	NOVW2	NOVW1	NOVW0
\$006B	ICSYS	Read: Write:	SH37	SH26	SH15	SH04	TFMOD	PACMX	BUFEN	LATQ
\$006C	Reserved	Read: Write:								
\$006D	TIMTST Test Only	Read: Write:	0	0	0	0	0	0	ТСВҮР	0
\$006E	Reserved	Read: Write:								
\$006F	Reserved	Read: Write:								
\$0070	PBCTL	Read: Write:	0	PBEN	0	0	0	0	PBOVI	0
\$0071	PBFLG	Read: Write:	0	0	0	0	0	0	PBOVF	0
\$0072	PA3H	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0073	PA2H	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0074	PA1H	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0075	PA0H	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0076	MCCNT (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0077	MCCNT (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$0078	TC0H (hi)	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
\$0079	TC0H (lo)	Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$007A	TC1H (hi)	Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$007B	TC1H (lo)	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0

\$0040 - \$007F

Address	Name
\$007C	TC2H (hi)
\$007D	TC2H (lo)
\$007E	TC3H (hi)
\$007F	TC3H (lo)

ECT (Enhanced Capture Timer 16 Bit 8 Channels)

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Read:	Bit 15	14	13	12	11	10	9	Bit 8
Write:								
Read:	Bit 7	6	5	4	3	2	1	Bit 0
Write:								
Read:	Bit 15	14	13	12	11	10	9	Bit 8
Write:								
Read:	Bit 7	6	5	4	3	2	1	Bit 0
Write:								

\$0080 - \$009F

ATD0 (Analog to Digital Converter 10 Bit 8 Channel)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
¢0090		Read:	0	0	0	0	0	0	0	0
φ0000	AIDOCILO	Write:								
\$0081		Read:	0	0	0	0	0	0	0	0
φ0001	AIDOUTEI	Write:								
\$0082	ATD0CTL2	Read: Write:	ADPU	AFFC	AWAI	ETRIGLE	ETRIGP	ETRIG	ASCIE	ASCIF
\$0083	ATD0CTL3	Read: Write:	0	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0
\$0084	ATD0CTL4	Read: Write:	SRES8	SMP1	SMP0	PRS4	PRS3	PRS2	PRS1	PRS0
\$0085	ATD0CTL5	Read: Write:	DJM	DSGN	SCAN	MULT	0	СС	СВ	CA
\$0086	ATD0STAT0	Read: Write:	SCF	0	ETORF	FIFOR	0	CC2	CC1	CC0
* *** *	_	Read:	0	0	0	0	0	0	0	0
\$0087	Reserved	Write:								
¢0000	ATDOTECTO	Read:	0	0	0	0	0	0	0	0
ф0000	AIDUIESIU	Write:								
\$0080		Read:	0	0	0	0	0	0	0	90
φ0009	AIDUILOII	Write:								30
\$008A	Reserved	Read:	0	0	0	0	0	0	0	0
φυσυλ	Received	Write:								
\$008B	ATD0STAT1	Read:	CCF7	CCF6	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0
÷•••-		Write:	-		-		-	_	_	_
\$008C	Reserved	Read:	0	0	0	0	0	0	0	0
		Write:								
\$008D	ATD0DIEN	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$008E	Reserved	Read:	0	0	0	0	0	0	0	0
φ000L	Reserved	Write:								
\$008F	PORTADO	Read:	Bit7	6	5	4	3	2	1	BIT 0
ψυυυι	1 0111100	Write:								
\$0090	ATD0DR0H	Read:	Bit15	14	13	12	11	10	9	Bit8
40000		Write:								
\$0091	ATD0DR0L	Read:	Bit7	Bit6	0	0	0	0	0	0
		Write:								

\$0080 - \$009F

ATD0 (Analog to Digital Converter 10 Bit 8 Channel)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
¢0002		Read:	Bit15	14	13	12	11	10	9	Bit8
4009Z	AIDODITII	Write:								
\$0003		Read:	Bit7	Bit6	0	0	0	0	0	0
φ0000	AIDODITIE	Write:								
\$0094	ATD0DR2H	Read:	Bit15	14	13	12	11	10	9	Bit8
4000	, a bobrazi	Write:								
\$0095	ATD0DR2I	Read:	Bit7	Bit6	0	0	0	0	0	0
40000	7112021122	Write:								
\$0096	ATD0DR3H	Read:	Bit 7 Bit15 Bit7 Bit7	14	13	12	11	10	9	Bit8
40000		Write:								
\$0097	ATD0DR3L	Read:	Bit7	Bit6	0	0	0	0	0	0
4 0000	/	Write:								
\$0098	ATD0DR4H	Read:	Bit15	14	13	12	11	10	9	Bit8
		Write:								
\$0099	ATD0DR4L	Read:	Bit7	Bit6	0	0	0	0	0	0
• • • • •	-	Write:								
\$009A	ATD0DR5H	Read:	Bit15	14	13	12	11	10	9	Bit8
•		Write:								_
\$009B	ATD0DR5L	Read:	Bit7	Bit6	0	0	0	0	0	0
		Write:			1.0	1.0		1.0	-	54.6
\$009C	ATD0DR6H	Read:	Bit15	14	13	12	11	10	9	Bit8
		Write:	D'// 7	Dite						-
\$009D	ATD0DR6L	Read:	Bit7	Bit6	0	0	0	0	0	0
		Write:	Divis		4.0	4.0		4.0		Dire
\$009E	ATD0DR7H	Read:	Bit15	14	13	12	11	10	9	Bit8
		Write:	D'// 7	Dite						-
\$009F	ATD0DR7L	Read:	Bit/	Bit6	0	0	0	0	0	0
		vvrite:								

\$00A0 - \$00C7

PWM (Pulse Width Modulator 8 Bit 8 Channel)

Namo	1	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Name	_		Dit U	DIU	Dit 4	DIUS	Dit Z	DICT	DILU
PWME	Read:	PWME7	PWME6	PWME5	PWME4	PWME3	PWME2	PWME1	PWME0
	vvrite:								
	Read:								
	Write:						11022	11011	
	Read:								
FWWCLK	Write:	FULNI	FULKO	FULKS	FULN4	FULKS	FULKZ	FULKI	FULKU
	Read:	0			DCKDO	0	DOKAO		PCKAO
PWWPRCLK	Write:		PCKB2	PCKB1	PCKBU		PCKAZ	PCKAT	PCKAU
	Read:	0457	CAEG	0455	0454	0450			
PWWCAE	Write:	CAE7	CAEb	CAES	CAE4	CAE3	CAEZ	CAET	CAEU
DIAMAOTI	Read:	00107	00145	001/00	00104		0507	0	0
PWMCTL	Write:	CON67	CON45	CON23	CON01	PSWAI	PFRZ		
PWMTST	Read:	0	0	0	0	0	0	0	0
Test Only	Write:								
PWMPRSC	Read:	0	0	0	0	0	0	0	0
Test Only	Write:								
	Read:	D.4. 7							
PWMSCLA	Write:	Bit 7	6	5	4	3	2	1	Bit 0
	Name PWME PWMPOL PWMCLK PWMCAE PWMCAE PWMCTL PWMTST Test Only PWMPRSC Test Only	NamePWMERead: Write:PWMPOLRead: Write:PWMCLKRead: Write:PWMPRCLKRead: Write:PWMCAERead: Write:PWMCAERead: Write:PWMCTLRead: Write:PWMTSTRead: Write:PWMPRSCRead: Write:PWMPRSCRead: Write:PWMSCLARead: Write:	NameBit 7PWMERead: Write:PWME7PWMPOLRead: Write:PPOL7PWMCLKRead: Write:PCLK7PWMPRCLKRead: Write:0PWMPRCLKRead: Write:0PWMCAERead: Write:CAE7PWMCTLRead: Write:CON67PWMTSTRead: 00Test OnlyWrite:0PWMPRSCRead: 00PWMSCLARead: Write:0	NameBit 7Bit 6PWMERead: Write:PWME7PWME6PWMPOLRead: Write:PPOL7PPOL6PWMCLKRead: Write:PCLK7PCLK6PWMPRCLKRead: Write:0PCKB2PWMCAERead: Write:CAE7CAE6PWMCTLRead: Write:CON67CON45PWMTSTRead: Write:00PWMPRSCRead: Write:00PWMPRSCRead: Write:00PWMSCLARead: Write:00PWMSCLARead: Write:Bit 76	NameBit 7Bit 6Bit 5PWMERead: Write:PWME7PWME6PWME5PWMPOLRead: Write:PPOL7PPOL6PPOL5PWMCLKRead: Write:PCLK7PCLK6PCLK5PWMPRCLKRead: Write:0PCKB2PCKB1PWMCAERead: Write:CAE7CAE6CAE5PWMCTLRead: Write:CON67CON45CON23PWMTSTRead: Write:000PWMPRSCRead: Write:000PWMPRSCRead: Write:000PWMSCLARead: Write:Bit 765	NameBit 7Bit 6Bit 5Bit 4PWMERead: Write:PWME7PWME6PWME5PWME4PWMPOLRead: Write:PPOL7PPOL6PPOL5PPOL4PWMCLKRead: Write:PCLK7PCLK6PCLK5PCLK4PWMPRCLKRead: Write:0PCKB2PCKB1PCKB0PWMCAERead: Write:CAE7CAE6CAE5CAE4PWMCTLRead: Write:0000PWMTSTRead: Write:0000PWMPRSCRead: Write:0000PWMSCLARead: Write:0000PWMSCLARead: Write:Bit 7654	NameBit 7Bit 6Bit 5Bit 4Bit 3PWMERead: Write:PWME7PWME6PWME5PWME4PWME3PWMPOLRead: Write:PPOL7PPOL6PPOL5PPOL4PPOL3PWMCLKRead: Write:PCLK7PCLK6PCLK5PCLK4PCLK3PWMPRCLKRead: Write:0PCKB2PCKB1PCKB00PWMCAERead: Write:CAE7CAE6CAE5CAE4CAE3PWMCTLRead: Write:CON67CON45CON23CON01PSWAIPWMTSTRead: Write:00000PWMPRSC Test OnlyRead: Write:00000PWMSCLARead: Write:Bit 76543	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2PWMERead: Write:PWME7PWME6PWME5PWME4PWME3PWME2PWMPOLRead: Write:PPOL7PPOL6PPOL5PPOL4PPOL3PPOL2PWMCLKRead: Write:PCLK7PCLK6PCLK5PCLK4PCLK3PCLK2PWMPRCLKRead: Write:0PCKB2PCKB1PCKB00PCKA2PWMCAERead: Write:CAE7CAE6CAE5CAE4CAE3CAE2PWMCTLRead: Write:000000PWMTSTRead: Write:000000PWMPRSC Test OnlyRead: Write:000000PWMSCLARead: Write:000000PWMSCLARead: Write:Bit 765432	NameBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1PWMERead: Write:PWME7PWME6PWME5PWME4PWME3PWME2PWME1PWMPOLRead: Write:PPOL7PPOL6PPOL5PPOL4PPOL3PPOL2PPOL1PWMCLKRead: Write:PCLK7PCLK6PCLK5PCLK4PCLK3PCLK2PCLK1PWMPRCLKRead: Write:0PCKB2PCKB1PCKB00PCKA2PCKA1PWMCAERead: Write:CAE7CAE6CAE5CAE4CAE3CAE2CAE1PWMCTLRead: Write:CON67CON45CON23CON01PSWAIPFRZ0PWMTST Test OnlyRead: Write:0000000PWMSCLARead: Write:Bit 7654321

\$0120 - \$013F

ATD1 (Analog to Digital Converter 10 Bit 8 Channel)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0120		Read:	0	0	0	0	0	0	0	0
ψ0120	AIDIOILO	Write:								
\$0121	ATD1CTI 1	Read:	0	0	0	0	0	0	0	0
φ01 <u>2</u> 1	7.1010121	Write:								
\$0122	ATD1CTL2	Read: Write:	ADPU	AFFC	AWAI	ETRIGLE	ETRIGP	ETRIG	ASCIE	ASCIF
\$0123	ATD1CTL3	Read: Write:	0	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0
\$0124	ATD1CTL4	Read: Write:	SRES8	SMP1	SMP0	PRS4	PRS3	PRS2	PRS1	PRS0
\$0125	ATD1CTL5	Read: Write:	DJM	DSGN	SCAN	MULT	0	СС	СВ	CA
\$0126	ATD1STAT0	Read: Write:	SCF	0	ETORF	FIFOR	0	CC2	CC1	CC0
		Read [.]	0	0	0	0	0	0	0	0
\$0127	Reserved	Write:		•	<u> </u>					<u> </u>
\$0128	ATD1TEST0	Read: Write:	0	0	0	0	0	0	0	0
\$0129	ATD1TEST1	Read:	0	0	0	0	0	0	0	SC
		Read:	0	0	0	0	0	0	0	0
\$012A	Reserved	Write:	0	•	0	Ŭ	Ū	•	Ŭ	•
\$012B	ATD1STAT1	Read:	CCF7	CCF6	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0
		Read	0	0	0	0	0	0	0	0
\$012C	Reserved	Write	0	0	0	0	0	0	0	0
		Read [.]								
\$012D	ATD1DIEN	Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$012E	Reserved	Read:	0	0	0	0	0	0	0	0
		Write:	D'17				0	0		
\$012F	PORTAD1	Read:	Bit7	6	5	4	3	2	1	BILO
		vvrite:	Dit15	1.4	10	10	11	10	0	D:+0
\$0130	ATD1DR0H	Neau.	DILTO	14	13	12	11	10	9	DILO
		Pood	Bit7	Bit6	0	0	0	0	0	0
\$0131	ATD1DR0L	Write	Ditt	Dito	0	0	0	0	0	0
		Read:	Bit15	14	13	12	11	10	9	Bit8
\$0132	ATD1DR1H	Write:	Bitto		10	12		10	Ū	Bito
		Read:	Bit7	Bit6	0	0	0	0	0	0
\$0133	ATD1DR1L	Write:			-		-	-	-	-
* ****		Read:	Bit15	14	13	12	11	10	9	Bit8
\$0134	AID1DR2H	Write:								
© 0405		Read:	Bit7	Bit6	0	0	0	0	0	0
ΦU135	ALD IDR2L	Write:								
¢0126		Read:	Bit15	14	13	12	11	10	9	Bit8
φ0130	AIDIDKOH	Write:								
\$0137		Read:	Bit7	Bit6	0	0	0	0	0	0
φ0101		Write:								
\$0138	ATD1DR4H	Read: Write:	Bit15	14	13	12	11	10	9	Bit8



Pin Name	Pin Name	Pin Name	Pin Name	Powered	Internal Pull Resistor		Description
Function1	Function2	Function3	Function4	by	CTRL	Reset State	Description
EXTAL XTAI		—		VDDPLL			Oscillator Pins
RESET				VDDR			External Reset
TEST		_		N.A.	None	None	Test Input
VREGEN			_	VDDX			Voltage Regulator Enable Input
XFC				VDDPLL			PLL Loop Filter
BKGD	TAGHI	MODC		VDDR	Always Up	Up	Background Debug, Tag High, Mode Input
PAD15	AN15	ETRIG1	_				Port AD Input, Analog Input AN7 of ATD1, External Trigger Input of ATD1
PAD[14:08]	AN[14:08]	_	_	VDDA	None	None	Port AD Inputs, Analog Inputs AN[6:0] of ATD1
PAD07	AN07	ETRIG0	_				Port AD Input, Analog Input AN7 of ATD0, External Trigger Input of ATD0
PAD[06:00]	AN[06:00]	_					Port AD Inputs, Analog Inputs AN[6:0] of ATD0
PA[7:0]	ADDR[15:8]/ DATA[15:8]	_			PUCR/ PUPAE	Disabled	Port A I/O, Multiplexed Address/Data
PB[7:0]	ADDR[7:0]/ DATA[7:0]	_	_		PUCR/ PUPBE	Disabled	Port B I/O, Multiplexed Address/Data
PE7	NOACC	XCLKS	_		PUCR/ PUPEE	Mode depen- dant ¹	Port E I/O, Access, Clock Select
PE6	IPIPE1	MODB	_		While RE	SET pin is	Port E I/O, Pipe Status, Mode Input
PE5	IPIPE0	MODA			lo Do	w: wn	Port E I/O, Pipe Status, Mode Input
PE4	ECLK	—	—			Mode	Port E I/O, Bus Clock Output
PE3	LSTRB	TAGLO	—			depen-	Port E I/O, Byte Strobe, Tag Low
PE2	R/W	—	—		PUPEE	dant ¹	Port E I/O, R/\overline{W} in expanded modes
PE1	IRQ	—	—			Un	Port E Input, Maskable Interrupt
PE0	XIRQ	—	—			Οp	Port E Input, Non Maskable Interrupt
PH7	KWH7	—	—				Port H I/O, Interrupt
PH6	KWH6	—	—				Port H I/O, Interrupt
PH5	KWH5	—	—				Port H I/O, Interrupt
PH4	KWH4	—	—		PERH/	Disabled	Port H I/O, Interrupt
PH3	KWH3				PPSH		Port H I/O, Interrupt
PH2	KWH2						Port H I/O, Interrupt
PH1	KWH1		_				Port H I/O, Interrupt
PH0	KWH0						Port H I/O. Interrupt

Table 2-1 Signal Properties

Mnemonic Pin Number Nominal		Nominal	Description				
witternottic	112-pin QFP	Voltage	Description				
VDDPLL	43	2.5V	Provides operating voltage and ground for the Phased-Locked				
VSSPLL	45	0V	Loop. This allows the supply voltage to the PLL to be bypassed independently. Internal power and ground generated by internal regulator.				
VREGEN	97	5.0V	Internal Voltage Regulator enable/disable				

2.4.1 VDDX, VSSX — Power & Ground Pins for I/O Drivers

External power and ground for I/O drivers. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. Bypass requirements depend on how heavily the MCU pins are loaded.

VDDX and VSSX are the supplies for Ports J, K, M, P, T and S.

2.4.2 VDDR, VSSR — Power & Ground Pins for I/O Drivers & for Internal Voltage Regulator

External power and ground for I/O drivers and input to the internal voltage regulator. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. Bypass requirements depend on how heavily the MCU pins are loaded.

VDDR and VSSR are the supplies for Ports A, B, E and H.

2.4.3 VDD1, VDD2, VSS1, VSS2 — Internal Logic Power Supply Pins

Power is supplied to the MCU through VDD and VSS. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. This 2.5V supply is derived from the internal voltage regulator. There is no static load on those pins allowed. The internal voltage regulator is turned off, if VREGEN is tied to ground.

NOTE: No load allowed except for bypass capacitors.

2.4.4 VDDA, VSSA — Power Supply Pins for ATD0/ATD1 and VREG

VDDA, VSSA are the power supply and ground input pins for the voltage regulator and the two analog to digital converters. It also provides the reference for the internal voltage regulator. This allows the supply voltage to ATD0/ATD1 and the reference voltage to be bypassed independently.

Section 6 HCS12 Core Block Description

6.1 CPU12 Block Description

Consult the CPU12 Reference Manual for information on the CPU.

6.1.1 Device-specific information

When the CPU12 Reference Manual refers to *cycles* this is equivalent to *Bus Clock periods*. So *1 cycle* is equivalent to *1 Bus Clock period*.

6.2 HCS12 Module Mapping Control (MMC) Block Description

Consult the MMC Block Guide for information on the HCS12 Module Mapping Control module.

6.2.1 Device-specific information

- INITEE
 - Reset state: \$01
 - Bits EE11-EE15 are "Write once in Normal and Emulation modes and write anytime in Special modes".
- PPAGE
 - Reset state: \$00
 - Register is "Write anytime in all modes"
- MEMSIZ0
 - Reset state: \$11
- MEMSIZ1
 - Reset state: \$80

6.3 HCS12 Multiplexed External Bus Interface (MEBI) Block Description

Consult the MEBI Block Guide for information on HCS12 Multiplexed External Bus Interface module.

6.3.1 Device-specific information

- PUCR
 - Reset state: \$90



Figure 22-4 Recommended PCB Layout for 80QFP Pierce Oscillator



NOTE: Please refer to the temperature rating of the device (C, V, M) with regards to the ambient temperature T_A and the junction temperature T_J . For power dissipation calculations refer to Section A.1.8 Power Dissipation and Thermal Characteristics.

Rating	Symbol	Min	Тур	Max	Unit
I/O, Regulator and Analog Supply Voltage	V_{DD5}	4.5	5	5.25	V
Digital Logic Supply Voltage ¹	V _{DD}	2.35	2.5	2.75	V
PLL Supply Voltage ¹	V _{DDPLL}	2.35	2.5	2.75	V
Voltage Difference VDDX to VDDR and VDDA	Δ_{VDDX}	-0.1	0	0.1	V
Voltage Difference VSSX to VSSR and VSSA	$\Delta_{\sf VSSX}$	-0.1	0	0.1	V
Oscillator	f _{osc}	0.5	-	16	MHz
Bus Frequency	f _{bus}	0.25 ²	-	25	MHz
MC9S12DJ64 C					
Operating Junction Temperature Range	Т _Ј	-40	-	100	°C
Operating Ambient Temperature Range ³	T _A	-40	27	85	°C
MC9S12DJ64V					
Operating Junction Temperature Range	Т _Ј	-40	-	120	°C
Operating Ambient Temperature Range ³	T _A	-40	27	105	°C
MC9S12DJ64 M					
Operating Junction Temperature Range	Т _Ј	-40	-	140	°C
Operating Ambient Temperature Range ³	Τ _Α	-40	27	125	°C

Table A-4 Operating Conditions

NOTES:

1. The device contains an internal voltage regulator to generate the logic and PLL supply out of the I/O supply. The given operating range applies when this regulator is disabled and the device is powered from an external source.

2. Some blocks e.g. ATD (conversion) and NVMs (program/erase) require higher bus frequencies for proper operation.

3. Please refer to **Section A.1.8 Power Dissipation and Thermal Characteristics** for more details about the relation between ambient temperature T_A and device junction temperature T_J.

A.1.8 Power Dissipation and Thermal Characteristics

Power dissipation and thermal characteristics are closely related. The user must assure that the maximum operating junction temperature is not exceeded. The average chip-junction temperature (T_J) in °C can be obtained from:

$$\mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{A}} + (\mathsf{P}_{\mathsf{D}} \bullet \Theta_{\mathsf{J}} \mathsf{A})$$

 T_{I} = Junction Temperature, [°C]

A.2 ATD Characteristics

This section describes the characteristics of the analog to digital converter.

A.2.1 ATD Operating Characteristics

The **Table A-8** shows conditions under which the ATD operates.

The following constraints exist to obtain full-scale, full range results:

 $V_{SSA} \le V_{RL} \le V_{IN} \le V_{RH} \le V_{DDA}$. This constraint exists since the sample buffer amplifier can not drive beyond the power supply levels that it ties to. If the input level goes outside of this range it will effectively be clipped.

Condit	tions	s are shown in Table A-4 unless otherwise noted					
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	D	Reference Potential Low High	V _{RL} V _{RH}	V _{SSA} V _{DDA} /2		V _{DDA} /2 V _{DDA}	V V
2	С	Differential Reference Voltage ¹	V _{RH} -V _{RL}	4.50	5.00	5.25	V
3	D	ATD Clock Frequency	f _{ATDCLK}	0.5		2.0	MHz
4	D	ATD 10-Bit Conversion Period Clock Cycles ² Conv, Time at 2.0MHz ATD Clock f _{ATDCLK}	N _{CONV10} T _{CONV10}	14 7		28 14	Cycles μs
5	D	ATD 8-Bit Conversion Period Clock Cycles ² Conv, Time at 2.0MHz ATD Clock f _{ATDCLK}	N _{CONV8} T _{CONV8}	12 6		26 13	Cycles µs
6	D	Recovery Time (V _{DDA} =5.0 Volts)	t _{REC}			20	μs
7	Р	Reference Supply current 2 ATD blocks on	I _{REF}			0.750	mA
8	P	Reference Supply current 1 ATD block on	I _{REF}			0.375	mA

Table A-8	ATD	Operating	Characteristics
			•••••••

NOTES:

1. Full accuracy is not guaranteed when differential voltage is less than 4.50V

2. The minimum time assumes a final sample period of 2 ATD clocks cycles while the maximum time assumes a final sample period of 16 ATD clocks.

A.2.2 Factors influencing accuracy

Three factors - source resistance, source capacitance and current injection - have an influence on the accuracy of the ATD.

A.2.2.1 Source Resistance:

Due to the input pin leakage current as specified in **Table A-6** in conjunction with the source resistance there will be a voltage drop from the signal source to the ATD input. The maximum source resistance R_S

A.2.3 ATD accuracy

Table A-10 specifies the ATD conversion performance excluding any errors due to current injection, input capacitance and source resistance.

Condit V _{REF} = f _{ATDC}	Conditions are shown in Table A-4 unless otherwise noted $V_{REF} = V_{RH} - V_{RL} = 5.12V$. Resulting to one 8 bit count = 20mV and one 10 bit count = 5mV ATDCLK = 2.0MHz										
Num	С	Rating	Symbol	Min	Тур	Max	Unit				
1	Ρ	10-Bit Resolution	LSB		5		mV				
2	Р	10-Bit Differential Nonlinearity	DNL	-1		1	Counts				
3	Р	10-Bit Integral Nonlinearity	INL	-2.5	±1.5	2.5	Counts				
4	Р	10-Bit Absolute Error ¹	AE	-3	±2.0	3	Counts				
5	Ρ	8-Bit Resolution	LSB		20		mV				
6	Ρ	8-Bit Differential Nonlinearity	DNL	-0.5		0.5	Counts				
7	Р	8-Bit Integral Nonlinearity	INL	-1.0	±0.5	1.0	Counts				
8	Ρ	8-Bit Absolute Error ¹	AE	-1.5	±1.0	1.5	Counts				

Table A-10 ATD Conversion Performance

NOTES:

1. These values include the quantization error which is inherently 1/2 count for any A/D converter.

For the following definitions see also Figure A-1.

Differential Non-Linearity (DNL) is defined as the difference between two adjacent switching steps.

$$\mathsf{DNL}(i) = \frac{\mathsf{V}_i - \mathsf{V}_{i-1}}{\mathsf{1LSB}} - \mathsf{1}$$

The Integral Non-Linearity (INL) is defined as the sum of all DNLs:

$$INL(n) = \sum_{i=1}^{n} DNL(i) = \frac{V_n - V_0}{1LSB} - n$$

A.3 NVM, Flash and EEPROM

NOTE: Unless otherwise noted the abbreviation NVM (Non Volatile Memory) is used for both Flash and EEPROM.

A.3.1 NVM timing

The time base for all NVM program or erase operations is derived from the oscillator. A minimum oscillator frequency f_{NVMOSC} is required for performing program or erase operations. The NVM modules do not have any means to monitor the frequency and will not prevent program or erase operation at frequencies above or below the specified minimum. Attempting to program or erase the NVM modules at a lower frequency a full program or erase transition is not assured.

The Flash and EEPROM program and erase operations are timed using a clock derived from the oscillator using the FCLKDIV and ECLKDIV registers respectively. The frequency of this clock must be set within the limits specified as f_{NVMOP} .

The minimum program and erase times shown in **Table A-11** are calculated for maximum f_{NVMOP} and maximum f_{bus} . The maximum times are calculated for minimum f_{NVMOP} and a f_{bus} of 2MHz.

A.3.1.1 Single Word Programming

The programming time for single word programming is dependent on the bus frequency as a well as on the frequency f_{NVMOP} and can be calculated according to the following formula.

$$t_{swpgm} = 9 \cdot \frac{1}{f_{NVMOP}} + 25 \cdot \frac{1}{f_{bus}}$$

A.3.1.2 Row Programming

This applies only to the Flash where up to 32 words in a row can be programmed consecutively by keeping the command pipeline filled. The time to program a consecutive word can be calculated as:

$$t_{bwpgm} = 4 \cdot \frac{1}{f_{NVMOP}} + 9 \cdot \frac{1}{f_{bus}}$$

The time to program a whole row is:

Row programming is more than 2 times faster than single word programming.

A.3.1.3 Sector Erase

Erasing a 512 byte Flash sector or a 4 byte EEPROM sector takes:

A.6 MSCAN

Condit	Conditions are shown in Table A-4 unless otherwise noted									
Num	С	Rating	Symbol	Min	Тур	Max	Unit			
1	Р	MSCAN Wake-up dominant pulse filtered	t _{WUP}			2	μs			
2	Р	MSCAN Wake-up dominant pulse pass	t _{WUP}	5			μs			

Table A-17 MSCAN Wake-up Pulse Characteristics