



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | HCS12                                                                                                                                                     |
| Core Size                  | 16-Bit                                                                                                                                                    |
| Speed                      | 25MHz                                                                                                                                                     |
| Connectivity               | CANbus, I <sup>2</sup> C, SCI, SPI                                                                                                                        |
| Peripherals                | PWM, WDT                                                                                                                                                  |
| Number of I/O              | 91                                                                                                                                                        |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | 1K x 8                                                                                                                                                    |
| RAM Size                   | 4K x 8                                                                                                                                                    |
| Voltage - Supply (Vcc/Vdd) | 2.35V ~ 5.25V                                                                                                                                             |
| Data Converters            | A/D 16x10b                                                                                                                                                |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                         |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 112-LQFP                                                                                                                                                  |
| Supplier Device Package    | 112-LQFP (20x20)                                                                                                                                          |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12d64cpve">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s12d64cpve</a> |

| Version Number | Revision Date | Effective Date | Author | Description of Changes                                                                                                                                                         |
|----------------|---------------|----------------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| V01.15         | 22 July 2003  | 22 July 2003   |        | Mentioned "S12 LRAE" bootloader in Flash section<br>Section Document References: corrected S12 CPU document reference                                                          |
| V01.16         | 24 Feb. 2004  | 24 Feb. 2004   |        | Added 3L86D maskset with corresponding Part ID<br>Table Oscillator Characteristics: Added more details for EXTAL pin                                                           |
| V01.17         | 21 May 2004   | 21 May 2004    |        | Added 4L86D maskset with corresponding Part ID<br>Table "MC9S12DJ64 Memory Map out of Reset": corrected \$1000 - \$3fff memory in single chip modes to "unimplemented".        |
| V01.18         | 13 July 2004  | 13 July 2004   |        | Added MC9S12D32 and MC9S12A32                                                                                                                                                  |
| V01.19         | 2 Sept. 2004  | 2 Sept. 2004   |        | Appendix, Table "Oscillator Characteristics": changed item 13 VIH,EXTAL min value from 0.7*VDDPLL to 0.75*VDDPLL<br>item 14 VIL,EXTAL max value from 0.3*VDDPLL to 0.25*VDDPLL |
| V01.20         | 6 April 2005  | 6 April 2005   |        | Table "Assigned Part ID Numbers": added mask set number 0M89C<br>Table "NVM Reliability Characteristics": added footnote concerning data retention                             |

# List of Figures

|             |                                                                      |     |
|-------------|----------------------------------------------------------------------|-----|
| Figure 0-1  | Order Partnumber Example . . . . .                                   | 15  |
| Figure 1-1  | MC9S12DJ64 Block Diagram . . . . .                                   | 23  |
| Figure 1-2  | MC9S12DJ64 Memory Map out of Reset . . . . .                         | 27  |
| Figure 1-3  | MC9S12D32 Memory Map out of Reset . . . . .                          | 29  |
| Figure 2-1  | Pin Assignments in 112-pin LQFP for MC9S12DJ64 . . . . .             | 52  |
| Figure 2-2  | Pin Assignments in 80-pin QFP for MC9S12DJ64 and MC9S12D32 . . . . . | 53  |
| Figure 2-3  | PLL Loop Filter Connections . . . . .                                | 56  |
| Figure 2-4  | Colpitts Oscillator Connections (PE7=1) . . . . .                    | 58  |
| Figure 2-5  | Pierce Oscillator Connections (PE7=0) . . . . .                      | 58  |
| Figure 2-6  | External Clock Connections (PE7=0) . . . . .                         | 58  |
| Figure 3-1  | Clock Connections . . . . .                                          | 67  |
| Figure 22-1 | Recommended PCB Layout 112LQFP Colpitts Oscillator . . . . .         | 82  |
| Figure 22-2 | Recommended PCB Layout for 80QFP Colpitts Oscillator . . . . .       | 83  |
| Figure 22-3 | Recommended PCB Layout for 112LQFP Pierce Oscillator . . . . .       | 84  |
| Figure 22-4 | Recommended PCB Layout for 80QFP Pierce Oscillator . . . . .         | 85  |
| Figure A-1  | ATD Accuracy Definitions . . . . .                                   | 100 |
| Figure A-2  | Basic PLL functional diagram . . . . .                               | 109 |
| Figure A-3  | Jitter Definitions . . . . .                                         | 111 |
| Figure A-4  | Maximum bus clock jitter approximation . . . . .                     | 111 |
| Figure A-5  | SPI Master Timing (CPHA = 0) . . . . .                               | 115 |
| Figure A-6  | SPI Master Timing (CPHA =1) . . . . .                                | 116 |
| Figure A-7  | SPI Slave Timing (CPHA = 0) . . . . .                                | 117 |
| Figure A-8  | SPI Slave Timing (CPHA =1) . . . . .                                 | 117 |
| Figure A-9  | General External Bus Timing . . . . .                                | 120 |
| Figure B-1  | 112-pin LQFP mechanical dimensions (case no. 987) . . . . .          | 124 |
| Figure B-2  | 80-pin QFP Mechanical Dimensions (case no. 841B) . . . . .           | 125 |



- I/O lines with 5V input and drive capability
- 5V A/D converter inputs
- Operation at 50MHz equivalent to 25MHz Bus Speed
- Development support
- Single-wire background debug™ mode (BDM)
- On-chip hardware breakpoints

## 1.3 Modes of Operation

### User modes

- Normal and Emulation Operating Modes
  - Normal Single-Chip Mode
  - Normal Expanded Wide Mode
  - Normal Expanded Narrow Mode
  - Emulation Expanded Wide Mode
  - Emulation Expanded Narrow Mode
- Special Operating Modes
  - Special Single-Chip Mode with active Background Debug Mode
  - Special Test Mode (Freescale **use only**)
  - Special Peripheral Mode (Freescale **use only**)

### Low power modes

- Stop Mode
- Pseudo Stop Mode
- Wait Mode

## 1.4 Block Diagram

**Figure 1-1** shows a block diagram of the MC9S12DJ64 device.

**\$0040 - \$007F****ECT (Enhanced Capture Timer 16 Bit 8 Channels)**

| Address | Name       |                 | Bit 7  | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|------------|-----------------|--------|-------|-------|-------|-------|-------|-------|-------|
| \$004A  | TCTL3      | Read:<br>Write: | EDG7B  | EDG7A | EDG6B | EDG6A | EDG5B | EDG5A | EDG4B | EDG4A |
| \$004B  | TCTL4      | Read:<br>Write: | EDG3B  | EDG3A | EDG2B | EDG2A | EDG1B | EDG1A | EDG0B | EDG0A |
| \$004C  | TIE        | Read:<br>Write: | C7I    | C6I   | C5I   | C4I   | C3I   | C2I   | C1I   | C0I   |
| \$004D  | TSCR2      | Read:<br>Write: | TOI    | 0     | 0     | 0     | TCRE  | PR2   | PR1   | PR0   |
| \$004E  | TFLG1      | Read:<br>Write: | C7F    | C6F   | C5F   | C4F   | C3F   | C2F   | C1F   | C0F   |
| \$004F  | TFLG2      | Read:<br>Write: | TOF    | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| \$0050  | TC0 (hi)   | Read:<br>Write: | Bit 15 | 14    | 13    | 12    | 11    | 10    | 9     | Bit 8 |
| \$0051  | TC0 (lo)   | Read:<br>Write: | Bit 7  | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
| \$0052  | TC1 (hi)   | Read:<br>Write: | Bit 15 | 14    | 13    | 12    | 11    | 10    | 9     | Bit 8 |
| \$0053  | TC1 (lo)   | Read:<br>Write: | Bit 7  | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
| \$0054  | TC2 (hi)   | Read:<br>Write: | Bit 15 | 14    | 13    | 12    | 11    | 10    | 9     | Bit 8 |
| \$0055  | TC2 (lo)   | Read:<br>Write: | Bit 7  | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
| \$0056  | TC3 (hi)   | Read:<br>Write: | Bit 15 | 14    | 13    | 12    | 11    | 10    | 9     | Bit 8 |
| \$0057  | TC3 (lo)   | Read:<br>Write: | Bit 7  | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
| \$0058  | TC4 (hi)   | Read:<br>Write: | Bit 15 | 14    | 13    | 12    | 11    | 10    | 9     | Bit 8 |
| \$0059  | TC4 (lo)   | Read:<br>Write: | Bit 7  | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
| \$005A  | TC5 (hi)   | Read:<br>Write: | Bit 15 | 14    | 13    | 12    | 11    | 10    | 9     | Bit 8 |
| \$005B  | TC5 (lo)   | Read:<br>Write: | Bit 7  | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
| \$005C  | TC6 (hi)   | Read:<br>Write: | Bit 15 | 14    | 13    | 12    | 11    | 10    | 9     | Bit 8 |
| \$005D  | TC6 (lo)   | Read:<br>Write: | Bit 7  | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
| \$005E  | TC7 (hi)   | Read:<br>Write: | Bit 15 | 14    | 13    | 12    | 11    | 10    | 9     | Bit 8 |
| \$005F  | TC7 (lo)   | Read:<br>Write: | Bit 7  | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |
| \$0060  | PACTL      | Read:<br>Write: | 0      | PAEN  | PAMOD | PEDGE | CLK1  | CLK0  | PAOVI | PAI   |
| \$0061  | PAFLG      | Read:<br>Write: | 0      | 0     | 0     | 0     | 0     | 0     | PAOVF | PAIF  |
| \$0062  | PACN3 (hi) | Read:<br>Write: | Bit 7  | 6     | 5     | 4     | 3     | 2     | 1     | Bit 0 |

**\$0120 - \$013F****ATD1 (Analog to Digital Converter 10 Bit 8 Channel)**

| Address | Name      |        | Bit 7 | Bit 6 | Bit 5 | Bit 4   | Bit 3  | Bit 2 | Bit 1 | Bit 0 |
|---------|-----------|--------|-------|-------|-------|---------|--------|-------|-------|-------|
| \$0120  | ATD1CTL0  | Read:  | 0     | 0     | 0     | 0       | 0      | 0     | 0     | 0     |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0121  | ATD1CTL1  | Read:  | 0     | 0     | 0     | 0       | 0      | 0     | 0     | 0     |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0122  | ATD1CTL2  | Read:  | ADPU  | AFFC  | AWAI  | ETRIGLE | ETRIGP | ETRIG | ASCIE | ASCIF |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0123  | ATD1CTL3  | Read:  | 0     | S8C   | S4C   | S2C     | S1C    | FIFO  | FRZ1  | FRZ0  |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0124  | ATD1CTL4  | Read:  | SRES8 | SMP1  | SMP0  | PRS4    | PRS3   | PRS2  | PRS1  | PRS0  |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0125  | ATD1CTL5  | Read:  | DJM   | DSGN  | SCAN  | MULT    | 0      | CC    | CB    | CA    |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0126  | ATD1STAT0 | Read:  | SCF   | 0     | ETORF | FIFOR   | 0      | CC2   | CC1   | CC0   |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0127  | Reserved  | Read:  | 0     | 0     | 0     | 0       | 0      | 0     | 0     | 0     |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0128  | ATD1TEST0 | Read:  | 0     | 0     | 0     | 0       | 0      | 0     | 0     | 0     |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0129  | ATD1TEST1 | Read:  | 0     | 0     | 0     | 0       | 0      | 0     | 0     | SC    |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$012A  | Reserved  | Read:  | 0     | 0     | 0     | 0       | 0      | 0     | 0     | 0     |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$012B  | ATD1STAT1 | Read:  | CCF7  | CCF6  | CCF5  | CCF4    | CCF3   | CCF2  | CCF1  | CCF0  |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$012C  | Reserved  | Read:  | 0     | 0     | 0     | 0       | 0      | 0     | 0     | 0     |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$012D  | ATD1DIEN  | Read:  | Bit 7 | 6     | 5     | 4       | 3      | 2     | 1     | Bit 0 |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$012E  | Reserved  | Read:  | 0     | 0     | 0     | 0       | 0      | 0     | 0     | 0     |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$012F  | PORTAD1   | Read:  | Bit7  | 6     | 5     | 4       | 3      | 2     | 1     | BIT 0 |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0130  | ATD1DR0H  | Read:  | Bit15 | 14    | 13    | 12      | 11     | 10    | 9     | Bit8  |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0131  | ATD1DR0L  | Read:  | Bit7  | Bit6  | 0     | 0       | 0      | 0     | 0     | 0     |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0132  | ATD1DR1H  | Read:  | Bit15 | 14    | 13    | 12      | 11     | 10    | 9     | Bit8  |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0133  | ATD1DR1L  | Read:  | Bit7  | Bit6  | 0     | 0       | 0      | 0     | 0     | 0     |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0134  | ATD1DR2H  | Read:  | Bit15 | 14    | 13    | 12      | 11     | 10    | 9     | Bit8  |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0135  | ATD1DR2L  | Read:  | Bit7  | Bit6  | 0     | 0       | 0      | 0     | 0     | 0     |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0136  | ATD1DR3H  | Read:  | Bit15 | 14    | 13    | 12      | 11     | 10    | 9     | Bit8  |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0137  | ATD1DR3L  | Read:  | Bit7  | Bit6  | 0     | 0       | 0      | 0     | 0     | 0     |
|         |           | Write: |       |       |       |         |        |       |       |       |
| \$0138  | ATD1DR4H  | Read:  | Bit15 | 14    | 13    | 12      | 11     | 10    | 9     | Bit8  |
|         |           | Write: |       |       |       |         |        |       |       |       |






Figure 2-2 Pin Assignments in 80-pin QFP for MC9S12DJ64 and MC9S12D32

## 2.2 Signal Properties Summary

**Table 2-1** summarizes the pin functionality. Signals shown in **bold** are not available in the 80 pin package.

### 2.3.22 PH6 / KWH6 — Port H I/O Pin 6

PH6 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

### 2.3.23 PH5 / KWH5 — Port H I/O Pin 5

PH5 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

### 2.3.24 PH4 / KWH4 — Port H I/O Pin 2

PH4 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

### 2.3.25 PH3 / KWH3 — Port H I/O Pin 3

PH3 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

### 2.3.26 PH2 / KWH2 — Port H I/O Pin 2

PH2 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

### 2.3.27 PH1 / KWH1 — Port H I/O Pin 1

PH1 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

### 2.3.28 PH0 / KWH0 — Port H I/O Pin 0

PH0 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

### 2.3.29 PJ7 / KWJ7 / SCL / TXCAN0 — PORT J I/O Pin 7

PJ7 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as the serial clock pin SCL of the IIC module. It can be configured as the transmit pin TXCAN of the Freescale Scalable Controller Area Network controller 0 (CAN0).

### 2.3.30 PJ6 / KWJ6 / SDA / RXCAN0 — PORT J I/O Pin 6

PJ6 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as the serial data pin SDA of the IIC module. It can be configured as the receive pin RXCAN of the Freescale Scalable Controller Area Network controller 0 (CAN0).

### 2.3.31 PJ[1:0] / KWJ[1:0] — Port J I/O Pins [1:0]

PJ1 and PJ0 are general purpose input or output pins. They can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

### 2.3.32 PK7 / $\overline{\text{ECS}}$ / ROMCTL — Port K I/O Pin 7

PK7 is a general purpose input or output pin. During MCU expanded modes of operation, this pin is used as the emulation chip select output ( $\overline{\text{ECS}}$ ). During MCU expanded modes of operation, this pin is used to enable the Flash EEPROM memory in the memory map (ROMCTL). At the rising edge of  $\overline{\text{RESET}}$ , the state of this pin is latched to the ROMON bit. For a complete list of modes refer to **4.2 Chip Configuration Summary**.

### 2.3.33 PK[5:0] / XADDR[19:14] — Port K I/O Pins [5:0]

PK5-PK0 are general purpose input or output pins. In MCU expanded modes of operation, these pins provide the expanded address XADDR[19:14] for the external bus.

### 2.3.34 PM7 — Port M I/O Pin 7

PM7 is a general purpose input or output pin.

### 2.3.35 PM6 — Port M I/O Pin 6

PM6 is a general purpose input or output pin.

### 2.3.36 PM5 / TXCAN0 / SCK0 — Port M I/O Pin 5

PM5 is a general purpose input or output pin. It can be configured as the transmit pin TXCAN of the Freescale Scalable Controller Area Network controller 0 (CAN0). It can be configured as the serial clock pin SCK of the Serial Peripheral Interface 0 (SPI0).

### 2.3.37 PM4 / RXCAN0 / MOSI0 — Port M I/O Pin 4

PM4 is a general purpose input or output pin. It can be configured as the receive pin RXCAN of the Freescale Scalable Controller Area Network controller 0 (CAN0). It can be configured as the master output (during master mode) or slave input pin (during slave mode) MOSI for the Serial Peripheral Interface 0 (SPI0).



**NOTE:** *For devices assembled in 80-pin QFP packages all non-bonded out pins should be configured as outputs after reset in order to avoid current drawn from floating inputs. Refer to **Table 2-1** for affected pins.*

### 5.3.2 Memory

Refer to **Table 1-1** for locations of the memories depending on the operating mode after reset.

The RAM array is not automatically initialized out of reset.

## A.1.6 ESD Protection and Latch-up Immunity

All ESD testing is in conformity with CDF-AEC-Q100 Stress test qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the Human Body Model (HBM), the Machine Model (MM) and the Charge Device Model.

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table A-2 ESD and Latch-up Test Conditions**

| Model      | Description                                     | Symbol | Value       | Unit |
|------------|-------------------------------------------------|--------|-------------|------|
| Human Body | Series Resistance                               | R1     | 1500        | Ohm  |
|            | Storage Capacitance                             | C      | 100         | pF   |
|            | Number of Pulse per pin<br>positive<br>negative | -      | -<br>1<br>1 |      |
| Machine    | Series Resistance                               | R1     | 0           | Ohm  |
|            | Storage Capacitance                             | C      | 200         | pF   |
|            | Number of Pulse per pin<br>positive<br>negative | -      | -<br>3<br>3 |      |
| Latch-up   | Minimum input voltage limit                     |        | -2.5        | V    |
|            | Maximum input voltage limit                     |        | 7.5         | V    |

**Table A-3 ESD and Latch-Up Protection Characteristics**

| Num | C | Rating                                                                | Symbol    | Min          | Max | Unit |
|-----|---|-----------------------------------------------------------------------|-----------|--------------|-----|------|
| 1   | T | Human Body Model (HBM)                                                | $V_{HBM}$ | 2000         | -   | V    |
| 2   | T | Machine Model (MM)                                                    | $V_{MM}$  | 200          | -   | V    |
| 3   | T | Charge Device Model (CDM)                                             | $V_{CDM}$ | 500          | -   | V    |
| 4   | T | Latch-up Current at $T_A = 125^\circ\text{C}$<br>positive<br>negative | $I_{LAT}$ | +100<br>-100 | -   | mA   |
| 5   | T | Latch-up Current at $T_A = 27^\circ\text{C}$<br>positive<br>negative  | $I_{LAT}$ | +200<br>-200 | -   | mA   |

## A.1.7 Operating Conditions

This chapter describes the operating conditions of the device. Unless otherwise noted those conditions apply to all the following data.

### A.1.10.1 Measurement Conditions

All measurements are without output loads. Unless otherwise noted the currents are measured in single chip mode, internal voltage regulator enabled and at 25MHz bus frequency using a 4MHz oscillator in Colpitts mode. Production testing is performed using a square wave signal at the EXTAL input.

### A.1.10.2 Additional Remarks

In expanded modes the currents flowing in the system are highly dependent on the load at the address, data and control signals as well as on the duty cycle of those signals. No generally applicable numbers can be given. A very good estimate is to take the single chip currents and add the currents due to the external loads.

**Table A-7 Supply Current Characteristics**

| Conditions are shown in <b>Table A-4</b> unless otherwise noted |                                           |                                                                                                                                                                                          |            |     |                                                              |                             |      |
|-----------------------------------------------------------------|-------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|-----|--------------------------------------------------------------|-----------------------------|------|
| Num                                                             | C                                         | Rating                                                                                                                                                                                   | Symbol     | Min | Typ                                                          | Max                         | Unit |
| 1                                                               | P                                         | Run supply currents<br>Single Chip, Internal regulator enabled                                                                                                                           | $I_{DD5}$  |     |                                                              | 50                          | mA   |
| 2                                                               | P<br>P                                    | Wait Supply current<br>All modules enabled, PLL on<br>only RTI enabled <sup>1</sup>                                                                                                      | $I_{DDW}$  |     |                                                              | 30<br>5                     | mA   |
| 3                                                               | C<br>P<br>C<br>C<br>P<br>C<br>P<br>C<br>P | Pseudo Stop Current (RTI and COP disabled) <sup>1, 2</sup><br>-40°C<br>27°C<br>70°C<br>85°C<br>"C" Temp Option 100°C<br>105°C<br>"V" Temp Option 120°C<br>125°C<br>"M" Temp Option 140°C | $I_{DDPS}$ |     | 370<br>400<br>450<br>550<br>600<br>650<br>800<br>850<br>1200 | 500<br>1600<br>2100<br>5000 | μA   |
| 4                                                               | C<br>C<br>C<br>C<br>C<br>C<br>C           | Pseudo Stop Current (RTI and COP enabled) <sup>1, 2</sup><br>-40°C<br>27°C<br>70°C<br>85°C<br>105°C<br>125°C<br>140°C                                                                    | $I_{DDPS}$ |     | 570<br>600<br>650<br>750<br>850<br>1200<br>1500              |                             | μA   |
| 5                                                               | C<br>P<br>C<br>C<br>P<br>C<br>P<br>C<br>P | Stop Current <sup>2</sup><br>-40°C<br>27°C<br>70°C<br>85°C<br>"C" Temp Option 100°C<br>105°C<br>"V" Temp Option 120°C<br>125°C<br>"M" Temp Option 140°C                                  | $I_{DDS}$  |     | 12<br>25<br>100<br>130<br>160<br>200<br>350<br>400<br>600    | 100<br>1200<br>1700<br>5000 | μA   |

## A.3 NVM, Flash and EEPROM

**NOTE:** Unless otherwise noted the abbreviation NVM (Non Volatile Memory) is used for both Flash and EEPROM.

### A.3.1 NVM timing

The time base for all NVM program or erase operations is derived from the oscillator. A minimum oscillator frequency  $f_{\text{NVMOSC}}$  is required for performing program or erase operations. The NVM modules do not have any means to monitor the frequency and will not prevent program or erase operation at frequencies above or below the specified minimum. Attempting to program or erase the NVM modules at a lower frequency a full program or erase transition is not assured.

The Flash and EEPROM program and erase operations are timed using a clock derived from the oscillator using the FCLKDIV and ECLKDIV registers respectively. The frequency of this clock must be set within the limits specified as  $f_{\text{NVMOP}}$ .

The minimum program and erase times shown in **Table A-11** are calculated for maximum  $f_{\text{NVMOP}}$  and maximum  $f_{\text{bus}}$ . The maximum times are calculated for minimum  $f_{\text{NVMOP}}$  and a  $f_{\text{bus}}$  of 2MHz.

#### A.3.1.1 Single Word Programming

The programming time for single word programming is dependant on the bus frequency as a well as on the frequency  $f_{\text{NVMOP}}$  and can be calculated according to the following formula.

$$t_{\text{swpgm}} = 9 \cdot \frac{1}{f_{\text{NVMOP}}} + 25 \cdot \frac{1}{f_{\text{bus}}}$$

#### A.3.1.2 Row Programming

This applies only to the Flash where up to 32 words in a row can be programmed consecutively by keeping the command pipeline filled. The time to program a consecutive word can be calculated as:

$$t_{\text{bwpgm}} = 4 \cdot \frac{1}{f_{\text{NVMOP}}} + 9 \cdot \frac{1}{f_{\text{bus}}}$$

The time to program a whole row is:

$$t_{\text{brpgm}} = t_{\text{swpgm}} + 31 \cdot t_{\text{bwpgm}}$$

Row programming is more than 2 times faster than single word programming.

#### A.3.1.3 Sector Erase

Erasing a 512 byte Flash sector or a 4 byte EEPROM sector takes:

## A.4 Voltage Regulator

The on-chip voltage regulator is intended to supply the internal logic and oscillator circuits. No external DC load is allowed.

**Table A-13 Voltage Regulator Recommended Load Capacitances**

| Rating                      | Symbol          | Min | Typ | Max | Unit |
|-----------------------------|-----------------|-----|-----|-----|------|
| Load Capacitance on VDD1, 2 | $C_{LVDD}$      |     | 220 |     | nF   |
| Load Capacitance on VDDPLL  | $C_{LVDDfcPLL}$ |     | 220 |     | nF   |

This is very important to notice with respect to timers, serial modules where a pre-scaler will eliminate the effect of the jitter to a large extent.

**Table A-16 PLL Characteristics**

| Conditions are shown in <b>Table A-4</b> unless otherwise noted |   |                                                            |                   |     |      |      |                |
|-----------------------------------------------------------------|---|------------------------------------------------------------|-------------------|-----|------|------|----------------|
| Num                                                             | C | Rating                                                     | Symbol            | Min | Typ  | Max  | Unit           |
| 1                                                               | P | Self Clock Mode frequency                                  | $f_{SCM}$         | 1   |      | 5.5  | MHz            |
| 2                                                               | D | VCO locking range                                          | $f_{VCO}$         | 8   |      | 50   | MHz            |
| 3                                                               | D | Lock Detector transition from Acquisition to Tracking mode | $ \Delta_{trk} $  | 3   |      | 4    | % <sup>1</sup> |
| 4                                                               | D | Lock Detection                                             | $ \Delta_{Lock} $ | 0   |      | 1.5  | % <sup>1</sup> |
| 5                                                               | D | Un-Lock Detection                                          | $ \Delta_{untl} $ | 0.5 |      | 2.5  | % <sup>1</sup> |
| 6                                                               | D | Lock Detector transition from Tracking to Acquisition mode | $ \Delta_{untl} $ | 6   |      | 8    | % <sup>1</sup> |
| 7                                                               | C | PLLON Total Stabilization delay (Auto Mode) <sup>2</sup>   | $t_{stab}$        |     | 0.5  |      | ms             |
| 8                                                               | D | PLLON Acquisition mode stabilization delay <sup>2</sup>    | $t_{acq}$         |     | 0.3  |      | ms             |
| 9                                                               | D | PLLON Tracking mode stabilization delay <sup>2</sup>       | $t_{al}$          |     | 0.2  |      | ms             |
| 10                                                              | D | Fitting parameter VCO loop gain                            | $K_1$             |     | -100 |      | MHz/V          |
| 11                                                              | D | Fitting parameter VCO loop frequency                       | $f_1$             |     | 60   |      | MHz            |
| 12                                                              | D | Charge pump current acquisition mode                       | $ i_{ch} $        |     | 38.5 |      | $\mu A$        |
| 13                                                              | D | Charge pump current tracking mode                          | $ i_{ch} $        |     | 3.5  |      | $\mu A$        |
| 14                                                              | C | Jitter fit parameter 1 <sup>2</sup>                        | $j_1$             |     |      | 1.1  | %              |
| 15                                                              | C | Jitter fit parameter 2 <sup>2</sup>                        | $j_2$             |     |      | 0.13 | %              |

**NOTES:**

1. % deviation from target frequency

2.  $f_{OSC} = 4\text{MHz}$ ,  $f_{BUS} = 25\text{MHz}$  equivalent  $f_{VCO} = 50\text{MHz}$ : REFDV = #03, SYNRR = #018, Cs = 4.7nF, Cp = 470pF, Rs = 10K $\Omega$ .

**Table A-20 Expanded Bus Timing Characteristics**

| Conditions are shown in <b>Table A-4</b> unless otherwise noted, $C_{LOAD} = 50\text{pF}$ |   |                                                                        |            |     |     |      |      |
|-------------------------------------------------------------------------------------------|---|------------------------------------------------------------------------|------------|-----|-----|------|------|
| Num                                                                                       | C | Rating                                                                 | Symbol     | Min | Typ | Max  | Unit |
| 1                                                                                         | P | Frequency of operation (E-clock)                                       | $f_o$      | 0   |     | 25.0 | MHz  |
| 2                                                                                         | P | Cycle time                                                             | $t_{cyc}$  | 40  |     |      | ns   |
| 3                                                                                         | D | Pulse width, E low                                                     | $PW_{EL}$  | 19  |     |      | ns   |
| 4                                                                                         | D | Pulse width, E high <sup>1</sup>                                       | $PW_{EH}$  | 19  |     |      | ns   |
| 5                                                                                         | D | Address delay time                                                     | $t_{AD}$   |     |     | 8    | ns   |
| 6                                                                                         | D | Address valid time to E rise ( $PW_{EL} - t_{AD}$ )                    | $t_{AV}$   | 11  |     |      | ns   |
| 7                                                                                         | D | Muxed address hold time                                                | $t_{MAH}$  | 2   |     |      | ns   |
| 8                                                                                         | D | Address hold to data valid                                             | $t_{AHDS}$ | 7   |     |      | ns   |
| 9                                                                                         | D | Data hold to address                                                   | $t_{DHA}$  | 2   |     |      | ns   |
| 10                                                                                        | D | Read data setup time                                                   | $t_{DSR}$  | 13  |     |      | ns   |
| 11                                                                                        | D | Read data hold time                                                    | $t_{DHR}$  | 0   |     |      | ns   |
| 12                                                                                        | D | Write data delay time                                                  | $t_{DDW}$  |     |     | 7    | ns   |
| 13                                                                                        | D | Write data hold time                                                   | $t_{DHW}$  | 2   |     |      | ns   |
| 14                                                                                        | D | Write data setup time <sup>1</sup> ( $PW_{EH} - t_{DDW}$ )             | $t_{DSW}$  | 12  |     |      | ns   |
| 15                                                                                        | D | Address access time <sup>1</sup> ( $t_{cyc} - t_{AD} - t_{DSR}$ )      | $t_{ACCA}$ | 19  |     |      | ns   |
| 16                                                                                        | D | E high access time <sup>1</sup> ( $PW_{EH} - t_{DSR}$ )                | $t_{ACCE}$ | 6   |     |      | ns   |
| 17                                                                                        | D | Non-multiplexed address delay time                                     | $t_{NAD}$  |     |     | 6    | ns   |
| 18                                                                                        | D | Non-muxed address valid to E rise ( $PW_{EL} - t_{NAD}$ )              | $t_{NAV}$  | 15  |     |      | ns   |
| 19                                                                                        | D | Non-multiplexed address hold time                                      | $t_{NAH}$  | 2   |     |      | ns   |
| 20                                                                                        | D | Chip select delay time                                                 | $t_{CSD}$  |     |     | 16   | ns   |
| 21                                                                                        | D | Chip select access time <sup>1</sup> ( $t_{cyc} - t_{CSD} - t_{DSR}$ ) | $t_{ACCS}$ | 11  |     |      | ns   |
| 22                                                                                        | D | Chip select hold time                                                  | $t_{CSH}$  | 2   |     |      | ns   |
| 23                                                                                        | D | Chip select negated time                                               | $t_{CSN}$  | 8   |     |      | ns   |
| 24                                                                                        | D | Read/write delay time                                                  | $t_{RWD}$  |     |     | 7    | ns   |
| 25                                                                                        | D | Read/write valid time to E rise ( $PW_{EL} - t_{RWD}$ )                | $t_{RWV}$  | 14  |     |      | ns   |
| 26                                                                                        | D | Read/write hold time                                                   | $t_{RWH}$  | 2   |     |      | ns   |
| 27                                                                                        | D | Low strobe delay time                                                  | $t_{LSD}$  |     |     | 7    | ns   |
| 28                                                                                        | D | Low strobe valid time to E rise ( $PW_{EL} - t_{LSD}$ )                | $t_{LSV}$  | 14  |     |      | ns   |
| 29                                                                                        | D | Low strobe hold time                                                   | $t_{LSH}$  | 2   |     |      | ns   |
| 30                                                                                        | D | NOACC strobe delay time                                                | $t_{NOD}$  |     |     | 7    | ns   |
| 31                                                                                        | D | NOACC valid time to E rise ( $PW_{EL} - t_{NOD}$ )                     | $t_{NOV}$  | 14  |     |      | ns   |

# User Guide End Sheet