

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Active
Core Processor	HCS12
Core Size	16-Bit
Speed	25MHz
Connectivity	CANbus, I <sup>2</sup> C, SCI, SPI
Peripherals	PWM, WDT
Number of I/O	59
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.35V ~ 5.25V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-QFP
Supplier Device Package	80-QFP (14x14)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s12dj64mfue


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Appendix B Package Information

B.1	General	123
B.2	112-pin LQFP package	124
B.3	80-pin QFP package	125







\$0100 - \$010F

Address \$010A

\$010B

\$010C -

\$010F

### Flash Control Register (fts64k)

Name	[	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FDATAHI	Read: Write:	Bit 15	14	13	12	11	10	9	Bit 8
FDATALO	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
Reserved	Read:	0	0	0	0	0	0	0	0
Reserveu	Write:								

### \$0110 - \$011B

### **EEPROM Control Register (eets1k)**

		-								
Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0110	ECLKDIV	Read:	EDIVLD	PRDIV8	EDIV5	EDIV4	EDIV3	EDIV2	EDIV1	EDIV0
φσττο	LOLINDIV	Write:			_		_			20110
\$0111	Reserved	Read:	0	0	0	0	0	0	0	0
φυττι	iteseiveu	Write:								
\$0112	Reserved	Read:	0	0	0	0	0	0	0	0
φυτιζ	Reserveu	Write:								
\$0113	ECNFG	Read:	CBEIE	CCIE	0	0	0	0	0	0
φυτισ	LONIG	Write:	ODLIL	COL						
¢0114	EPROT	Read:	EPOPEN	NV6	NV5	NV4	EPDIS	EP2	EP1	EP0
\$0114	EPROI	Write:	EPOPEN				EPDIS	EP2	EPI	EPU
\$0115	ESTAT	Read:	CBEIF	CCIF	PVIOL	ACCERR	0	BLANK	0	0
<b>J</b> 0115	ESTAI	Write:	CDEIF		FVIOL	ACCERR		DLAINN		
\$0116	ECMD	Read:	0	CMDB6	CMDB5	0	0	CMDB2	0	CMDB0
φυτιο	ECIVID	Write:		CIVIDBO	CIVIDBS			CIVIDBZ		CIVIDBO
\$0117	Reserved for	Read:	0	0	0	0	0	0	0	0
φυτιγ	Factory Test	Write:								
<b>©0110</b>		Read:	0	0	0	0	0	0	0	D:4 0
\$0118	EADDRHI	Write:								Bit 8
		wine.								
<b>©0110</b>		Read:	D:4 7	0		4	2	0	4	D:4 0
\$0119	EADDRLO		Bit 7	6	5	4	3	2	1	Bit 0
		Read:		-						
\$0119 \$011A	EADDRLO EDATAHI	Read: Write:	Bit 7 Bit 15	6 14	5 13	4 12	3 11	2 10	1 9	Bit 0 Bit 8
		Read: Write: Read:		-						

#### \$011C - \$011F

### **Reserved for RAM Control Register**

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$011C -	Reserved	Read:	0	0	0	0	0	0	0	0
\$011F	Reserveu	Write:								

#### \$0120 - \$013F

## ATD1 (Analog to Digital Converter 10 Bit 8 Channel)

Address	Name	[	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0120	ATD1CTL0	Read:	0	0	0	0	0	0	0	0
		Write: Read:	0	0	0	0	0	0	0	0
\$0121	ATD1CTL1	Write:					•	•		
\$0122	ATD1CTL2	Read: Write:	ADPU	AFFC	AWAI	ETRIGLE	ETRIGP	ETRIG	ASCIE	ASCIF
\$0123	ATD1CTL3	Read: Write:	0	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0
\$0124	ATD1CTL4	Read: Write:	SRES8	SMP1	SMP0	PRS4	PRS3	PRS2	PRS1	PRS0
\$0125	ATD1CTL5	Read: Write:	DJM	DSGN	SCAN	MULT	0	СС	СВ	CA
\$0126	ATD1STAT0	Read: Write:	SCF	0	ETORF	FIFOR	0	CC2	CC1	CC0
\$0127	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$0128	ATD1TEST0	Read: Write:	0	0	0	0	0	0	0	0
\$0129	ATD1TEST1	Read: Write:	0	0	0	0	0	0	0	SC
\$012A	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$012B	ATD1STAT1	Read: Write:	CCF7	CCF6	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0
\$012C	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$012D	ATD1DIEN	Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
\$012E	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$012F	PORTAD1	Read: Write:	Bit7	6	5	4	3	2	1	BIT 0
\$0130	ATD1DR0H	Read: Write:	Bit15	14	13	12	11	10	9	Bit8
\$0131	ATD1DR0L	Read: Write:	Bit7	Bit6	0	0	0	0	0	0
\$0132	ATD1DR1H	Read: Write:	Bit15	14	13	12	11	10	9	Bit8
\$0133	ATD1DR1L	Read: Write:	Bit7	Bit6	0	0	0	0	0	0
\$0134	ATD1DR2H	Read: Write:	Bit15	14	13	12	11	10	9	Bit8
\$0135	ATD1DR2L	Read: Write:	Bit7	Bit6	0	0	0	0	0	0
\$0136	ATD1DR3H	Read: Write:	Bit15	14	13	12	11	10	9	Bit8
\$0137	ATD1DR3L	Read: Write:	Bit7	Bit6	0	0	0	0	0	0
\$0138	ATD1DR4H	Read: Write:	Bit15	14	13	12	11	10	9	Bit8

#### \$0120 - \$013F

### ATD1 (Analog to Digital Converter 10 Bit 8 Channel)

Address	Name	[	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0139	ATD1DR4L	Read:	Bit7	Bit6	0	0	0	0	0	0
φ0139	AIDIDR4L	Write:								
\$013A	ATD1DR5H	Read:	Bit15	14	13	12	11	10	9	Bit8
ψυισ <del>Α</del>	AIDIDIGI	Write:								
\$013B	ATD1DR5L	Read:	Bit7	Bit6	0	0	0	0	0	0
φ013D	AIDIDKSL	Write:								
\$013C	ATD1DR6H	Read:	Bit15	14	13	12	11	10	9	Bit8
ψ013C	AIDIDION	Write:								
\$013D	ATD1DR6L	Read:	Bit7	Bit6	0	0	0	0	0	0
ψ013D	AIDIDROL	Write:								
\$013E	ATD1DR7H	Read:	Bit15	14	13	12	11	10	9	Bit8
ψ013L	AIDIDINI	Write:								
\$013F	ATD1DR7L	Read:	Bit7	Bit6	0	0	0	0	0	0
φυτογ	AIDIDRIL	Write:								

#### \$0140 - \$017F

### **CAN0 (Freescale Scalable CAN - FSCAN)**

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0140	CAN0CTL0	Read: Write:	RXFRM	RXACT	CSWAI	SYNCH	TIME	WUPE	SLPRQ	INITRQ
\$0141	CAN0CTL1	Read: Write:	CANE	CLKSRC	LOOPB	LISTEN	0	WUPM	SLPAK	INITAK
\$0142	CAN0BTR0	Read: Write:	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
\$0143	CAN0BTR1	Read: Write:	SAMP	TSEG22	TSEG21	TSEG20	TSEG13	TSEG12	TSEG11	TSEG10
\$0144	CANORFLG	Read: Write:	WUPIF	CSCIF	RSTAT1	RSTAT0	TSTAT1	TSTAT0	OVRIF	RXF
\$0145	<b>CAN0RIER</b>	Read: Write:	WUPIE	CSCIE	RSTATE1	RSTATE0	TSTATE1	TSTATE0	OVRIE	RXFIE
\$0146	CAN0TFLG	Read: Write:	0	0	0	0	0	TXE2	TXE1	TXE0
\$0147	<b>CAN0TIER</b>	Read: Write:	0	0	0	0	0	TXEIE2	TXEIE1	TXEIE0
\$0148	CAN0TARQ	Read: Write:	0	0	0	0	0	ABTRQ2	ABTRQ1	ABTRQ0
\$0149	CAN0TAAK	Read: Write:	0	0	0	0	0	ABTAK2	ABTAK1	ABTAK0
\$014A	CAN0TBSEL	Read: Write:	0	0	0	0	0	TX2	TX1	ТХ0
\$014B	CANOIDAC	Read: Write:	0	0	IDAM1	IDAM0	0	IDHIT2	IDHIT1	IDHIT0
\$014C	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$014D	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$014E	CANORXERR	Read: Write:	RXERR7	RXERR6	RXERR5	RXERR4	RXERR3	RXERR2	RXERR1	RXERR0

### \$0240 - \$027F

## PIM (Port Integration Module)

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$024A	DDRS	Read: Write:	DDRS7	DDRS7	DDRS5	DDRS4	DDRS3	DDRS2	DDRS1	DDRS0
\$024B	RDRS	Read:	RDRS7	RDRS6	RDRS5	RDRS4	RDRS3	RDRS2	RDRS1	RDRS0
		Write: Read:								
\$024C	PERS	Write:	PERS7	PERS6	PERS5	PERS4	PERS3	PERS2	PERS1	PERS0
\$024D	PPSS	Read: Write:	PPSS7	PPSS6	PPSS5	PPSS4	PPSS3	PPSS2	PPSS1	PPSS0
\$024E	WOMS	Read: Write:	WOMS7	WOMS6	WOMS5	WOMS4	WOMS3	WOMS2	WOMS1	WOMS0
\$024F	Reserved	Read: Write:	0	0	0	0	0	0	0	0
\$0250	PTM	Read:	PTM7	PTM6	PTM5	PTM4	PTM3	PTM2	PTM1	PTM0
		Write: Read:	PTIM7	PTIM6	PTIM5	PTIM4	PTIM3	PTIM2	PTIM1	PTIMO
\$0251	PTIM	Write:						1 11112		
\$0252	DDRM	Read: Write:	DDRM7	DDRM7	DDRM5	DDRM4	DDRM3	DDRM2	DDRM1	DDRM0
\$0253	RDRM	Read: Write:	RDRM7	RDRM6	RDRM5	RDRM4	RDRM3	RDRM2	RDRM1	RDRM0
\$0254	PERM	Read: Write:	PERM7	PERM6	PERM5	PERM4	PERM3	PERM2	PERM1	PERM0
\$0255	PPSM	Read: Write:	PPSM7	PPSM6	PPSM5	PPSM4	PPSM3	PPSM2	PPSM1	PPSM0
\$0256	WOMM	Read: Write:	WOMM7	WOMM6	WOMM5	WOMM4	WOMM3	WOMM2	WOMM1	WOMM0
\$0257	MODRR	Read: Write:	0	0	0	MODRR4	0	0	MODRR1	MODRR0
\$0258										
	PTP	Read: Write:	PTP7	PTP6	PTP5	PTP4	PTP3	PTP2	PTP1	PTP0
\$0259	PTP PTIP	Write: Read:	PTP7 PTIP7	PTP6 PTIP6	PTP5 PTIP5	PTP4 PTIP4	PTP3 PTIP3	PTP2 PTIP2	PTP1 PTIP1	PTP0 PTIP0
\$0259	PTIP	Write: Read: Write:	PTIP7	PTIP6	PTIP5	PTIP4	PTIP3	PTIP2	PTIP1	PTIP0
\$0259 \$025A		Write: Read: Write: Read: Write:								
	PTIP	Write: Read: Write: Read:	PTIP7	PTIP6	PTIP5	PTIP4	PTIP3	PTIP2	PTIP1	PTIP0
\$025A	PTIP DDRP	Write: Read: Write: Read: Write: Read:	PTIP7 DDRP7	PTIP6 DDRP7	PTIP5 DDRP5	PTIP4 DDRP4	PTIP3 DDRP3	PTIP2 DDRP2	PTIP1 DDRP1	PTIP0 DDRP0
\$025A \$025B	PTIP DDRP RDRP	Write: Read: Write: Read: Write: Read: Write: Read:	PTIP7 DDRP7 RDRP7	PTIP6 DDRP7 RDRP6	PTIP5 DDRP5 RDRP5	PTIP4 DDRP4 RDRP4	PTIP3 DDRP3 RDRP3	PTIP2 DDRP2 RDRP2	PTIP1 DDRP1 RDRP1	PTIP0 DDRP0 RDRP0
\$025A \$025B \$025C	PTIP DDRP RDRP PERP	Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read:	PTIP7 DDRP7 RDRP7 PERP7	PTIP6 DDRP7 RDRP6 PERP6	PTIP5 DDRP5 RDRP5 PERP5	PTIP4 DDRP4 RDRP4 PERP4	PTIP3 DDRP3 RDRP3 PERP3	PTIP2 DDRP2 RDRP2 PERP2	PTIP1 DDRP1 RDRP1 PERP1	PTIP0 DDRP0 RDRP0 PERP0
\$025A \$025B \$025C \$025D	PTIP DDRP RDRP PERP PPSP	Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read:	PTIP7 DDRP7 RDRP7 PERP7 PPSP7	PTIP6 DDRP7 RDRP6 PERP6 PPSP6	PTIP5 DDRP5 RDRP5 PERP5 PPSP5	PTIP4 DDRP4 RDRP4 PERP4 PPSP4	PTIP3 DDRP3 RDRP3 PERP3 PPSP3	PTIP2 DDRP2 RDRP2 PERP2 PPSP2	PTIP1 DDRP1 RDRP1 PERP1 PPSP1	PTIP0 DDRP0 RDRP0 PERP0 PPSS0
\$025A \$025B \$025C \$025D \$025E	PTIP DDRP RDRP PERP PPSP PIEP	Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Mrite: Read:	PTIP7 DDRP7 RDRP7 PERP7 PPSP7 PIEP7	PTIP6 DDRP7 RDRP6 PERP6 PPSP6 PIEP6	PTIP5 DDRP5 RDRP5 PERP5 PPSP5 PIEP5	PTIP4 DDRP4 RDRP4 PERP4 PPSP4 PIEP4	PTIP3 DDRP3 RDRP3 PERP3 PPSP3 PIEP3	PTIP2 DDRP2 RDRP2 PERP2 PPSP2 PIEP2	PTIP1 DDRP1 RDRP1 PERP1 PPSP1 PIEP1	PTIP0 DDRP0 RDRP0 PERP0 PPSS0 PIEP0
\$025A \$025B \$025C \$025D \$025E \$025F \$0260	PTIP DDRP RDRP PERP PPSP PIEP PIFP PTH	Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read:	PTIP7 DDRP7 RDRP7 PERP7 PPSP7 PIEP7 PIFP7	PTIP6 DDRP7 RDRP6 PERP6 PIEP6 PIFP6	PTIP5 DDRP5 RDRP5 PERP5 PPSP5 PIEP5 PIFP5	PTIP4 DDRP4 RDRP4 PERP4 PPSP4 PIEP4 PIFP4	PTIP3 DDRP3 RDRP3 PERP3 PPSP3 PIEP3 PIFP3	PTIP2 DDRP2 RDRP2 PERP2 PPSP2 PIEP2 PIFP2	PTIP1 DDRP1 RDRP1 PERP1 PPSP1 PIEP1 PIFP1	PTIP0 DDRP0 RDRP0 PERP0 PPSS0 PIEP0 PIFP0
\$025A \$025B \$025C \$025D \$025E \$025F	PTIP DDRP RDRP PERP PPSP PIEP PIFP	Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read: Write: Read:	PTIP7 DDRP7 RDRP7 PERP7 PPSP7 PIEP7 PIFP7 PTH7	PTIP6 DDRP7 RDRP6 PERP6 PIEP6 PIFP6 PTH6	PTIP5 DDRP5 RDRP5 PERP5 PPSP5 PIEP5 PIFP5 PTH5	PTIP4 DDRP4 RDRP4 PERP4 PPSP4 PIEP4 PIFP4 PTH4	PTIP3 DDRP3 RDRP3 PERP3 PPSP3 PIEP3 PIFP3 PTH3	PTIP2 DDRP2 RDRP2 PERP2 PPSP2 PIEP2 PIFP2 PTH2	PTIP1 DDRP1 RDRP1 PERP1 PPSP1 PIEP1 PIFP1 PTH1	PTIP0 DDRP0 RDRP0 PERP0 PPSS0 PIEP0 PIFP0 PTH0

### \$0240 - \$027F

### **PIM (Port Integration Module)**

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0263	RDRH	Read: Write:	RDRH7	RDRH6	RDRH5	RDRH4	RDRH3	RDRH2	RDRH1	RDRH0
\$0264	PERH	Read: Write:	PERH7	PERH6	PERH5	PERH4	PERH3	PERH2	PERH1	PERH0
\$0265	PPSH	Read: Write:	PPSH7	PPSH6	PPSH5	PPSH4	PPSH3	PPSH2	PPSH1	PPSH0
\$0266	PIEH	Read: Write:	PIEH7	PIEH6	PIEH5	PIEH4	PIEH3	PIEH2	PIEH1	PIEH0
\$0267	PIFH	Read: Write:	PIFH7	PIFH6	PIFH5	PIFH4	PIFH3	PIFH2	PIFH1	PIFH0
\$0268	PTJ	Read: Write:	PTJ7	PTJ6	0	0	0	0	PTJ1	PTJ0
\$0269	PTIJ	Read:	PTIJ7	PTIJ6	0	0	0	0	PTIJ1	PTIJ0
<i><b>Q0200</b></i>	1 110	Write:								
\$026A	DDRJ	Read: Write:	DDRJ7	DDRJ7	0	0	0	0	DDRJ1	DDRJ0
\$026B	RDRJ	Read: Write:	RDRJ7	RDRJ6	0	0	0	0	RDRJ1	RDRJ0
\$026C	PERJ	Read: Write:	PERJ7	PERJ6	0	0	0	0	PERJ1	PERJ0
\$026D	PPSJ	Read: Write:	PPSJ7	PPSJ6	0	0	0	0	PPSJ1	PPSJ0
\$026E	PIEJ	Read:	PIEJ7	PIEJ6	0	0	0	0	PIEJ1	PIEJ0
ΨULUL	1120	Write:		11200						11200
\$026F	PIFJ	Read: Write:	PIFJ7	PIFJ6	0	0	0	0	PIFJ1	PIFJ0
\$0270 -	Reserved	Read:	0	0	0	0	0	0	0	0
\$027F	176961 460	Write:								

### \$0280 - \$03FF

### Reserved

Address	Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$0280 -	Percented	Read:	0	0	0	0	0	0	0	0
\$03FF	Reserved	Write:								

## **1.6 Part ID Assignments**

The part ID is located in two 8-bit registers PARTIDH and PARTIDL (addresses \$001A and \$001B after reset). The read-only value is a unique part ID for each revision of the chip. **Table 1-4** shows the assigned part ID number.

Device	Mask Set Number	Part ID <sup>1</sup>
MC9S12DJ64	0L86D	\$0200
MC9S12DJ64	1L86D	\$0201
MC9S12DJ64	2L86D	\$0201 <sup>2</sup>
MC9S12DJ64	3L86D	\$0203
MC9S12DJ64	4L86D	\$0204
MC9S12DJ64	0M89C	\$0204

### **Table 1-4 Assigned Part ID Numbers**

NOTES:

1. The coding is as follows:

Bit 15-12: Major family identifier

Bit 11-8: Minor family identifier

Bit 7-4: Major mask set revision number including FAB transfers

Bit 3-0: Minor - non full - mask set revision

2. 1L86D is identical to 2L86D except improved ESD performance on 2L86D

The device memory sizes are located in two 8-bit registers MEMSIZ0 and MEMSIZ1 (addresses \$001C and \$001D after reset). **Table 1-5** shows the read-only values of these registers. Refer to HCS12 Module Mapping Control (MMC) Block Guide for further details.

#### Table 1-5 Memory size registers

Register name	Value
MEMSIZ0	\$11
MEMSIZ1	\$80

### 2.3.55 PS2 / RXD1 — Port S I/O Pin 2

PS2 is a general purpose input or output pin. It can be configured as the receive pin RXD of Serial Communication Interface 1 (SCI1).

### 2.3.56 PS1 / TXD0 - Port S I/O Pin 1

PS1 is a general purpose input or output pin. It can be configured as the transmit pin TXD of Serial Communication Interface 0 (SCI0).

### 2.3.57 PS0 / RXD0 - Port S I/O Pin 0

PS0 is a general purpose input or output pin. It can be configured as the receive pin RXD of Serial Communication Interface 0 (SCI0).

### 2.3.58 PT[7:0] / IOC[7:0] — Port T I/O Pins [7:0]

PT7-PT0 are general purpose input or output pins. They can be configured as input capture or output compare pins IOC7-IOC0 of the Enhanced Capture Timer (ECT).

## 2.4 Power Supply Pins

MC9S12DJ64 power and ground pins are described below.

**NOTE:** All VSS pins must be connected together in the application.

Mnemonic	Pin Number	Nominal	Description			
winemonic	112-pin QFP	Voltage	Description			
VDD1, 2	13, 65	2.5V	Internal power and ground generated by internal regulator			
VSS1, 2	14, 66	0V	internal power and ground generated by internal regulator			
VDDR	41	5.0V	External power and ground, supply to pin drivers and internal			
VSSR	40	0V	voltage regulator.			
VDDX	107	5.0V	External power and ground, supply to pin drivers.			
VSSX	106	0V	External power and ground, supply to pirrunvers.			
VDDA	83	5.0V	Operating voltage and ground for the analog-to-digital			
VSSA	86	0V	converters and the reference for the internal voltage regulator, allows the supply voltage to the A/D to be bypassed independently.			
VRL	85	0V	Reference voltages for the analog-to-digital converter.			
VRH	84	5.0V				

 Table 2-2
 MC9S12DJ64 Power and Ground Connection Summary

#### Table 4-2 Clock Selection Based on PE7

PE7 = XCLKS	Description
0	Pierce Oscillator/external clock selected

#### Table 4-3 Voltage Regulator VREGEN

	VREGEN	Description			
1 Internal Voltage Regulator enabled					
	0	Internal Voltage Regulator disabled, VDD1,2 and VDDPLL must be supplied externally with 2.5V			

## 4.3 Security

The device will make available a security feature preventing the unauthorized read and write of the memory contents. This feature allows:

- Protection of the contents of FLASH,
- Protection of the contents of EEPROM,
- Operation in single-chip mode,
- Operation from external memory with internal FLASH and EEPROM disabled.

The user must be reminded that part of the security must lie with the user's code. An extreme example would be user's code that dumps the contents of the internal program. This code would defeat the purpose of security. At the same time the user may also wish to put a back door in the user's program. An example of this is the user downloads a key through the SCI which allows access to a programming routine that updates parameters stored in EEPROM.

### 4.3.1 Securing the Microcontroller

Once the user has programmed the FLASH and EEPROM (if desired), the part can be secured by programming the security bits located in the FLASH module. These non-volatile bits will keep the part secured through resetting the part and through powering down the part.

The security byte resides in a portion of the Flash array.

Check the Flash Block User Guide for more details on the security configuration.

### 4.3.2 Operation of the Secured Microcontroller

### 4.3.2.1 Normal Single Chip Mode

This will be the most common usage of the secured part. Everything will appear the same as if the part was not secured with the exception of BDM operation. The BDM operation will be blocked.

# **Appendix A Electrical Characteristics**

# A.1 General

This introduction is intended to give an overview on several common topics like power supply, current injection etc.

## A.1.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate.

P:

Those parameters are guaranteed during production testing on each individual device.

C:

Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.

T:

Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.

D:

Those parameters are derived mainly from simulations.

## A.1.2 Power Supply

The MC9S12DJ64 and MC9S12D32 utilize several pins to supply power to the I/O ports, A/D converter, oscillator, PLL and internal logic.

The VDDA, VSSA pair supplies the A/D converter and the resistor ladder of the internal voltage regulator.

The VDDX, VSSX, VDDR and VSSR pairs supply the I/O pins, VDDR supplies also the internal voltage regulator.

VDD1, VSS1, VDD2 and VSS2 are the supply pins for the digital logic, VDDPLL, VSSPLL supply the oscillator and the PLL.

VSS1 and VSS2 are internally connected by metal.

**NOTE:** This classification is shown in the column labeled "C" in the parameter tables where appropriate.

Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Input High Voltage	V <sub>IH</sub>	0.65*V <sub>DD5</sub>	-	V <sub>DD5</sub> + 0.3	V
2	Р	Input Low Voltage	V <sub>IL</sub>	V <sub>SS5</sub> - 0.3	-	0.35*V <sub>DD5</sub>	V
3	С	Input Hysteresis	V <sub>HYS</sub>		250		mV
4	Р	Input Leakage Current (pins in high impedance input mode) $V_{in} = V_{DD5} \text{ or } V_{SS5}$	l <sub>in</sub>	-1	-	1	μA
5	Р	Output High Voltage (pins in output mode) Partial Drive I <sub>OH</sub> = −2mA Full Drive I <sub>OH</sub> = −10mA	V <sub>OH</sub>	V <sub>DD5</sub> – 0.8	-	-	V
6	Р	Output Low Voltage (pins in output mode) Partial Drive I <sub>OL</sub> = +2mA Full Drive I <sub>OL</sub> = +10mA	V <sub>OL</sub>	-	-	0.8	V
7	Р	Internal Pull Up Device Current, tested at V <sub>IL</sub> Max.	I <sub>PUL</sub>	-	-	-130	μΑ
8	с	Internal Pull Up Device Current, tested at V <sub>IH</sub> Min.	I <sub>PUH</sub>	-10	-	-	μΑ
9	Р	Internal Pull Down Device Current, tested at V <sub>IH</sub> Min.	I <sub>PDH</sub>	-	-	130	μA
10	с	Internal Pull Down Device Current, tested at V <sub>IL</sub> Max.	I <sub>PDL</sub>	10	-	-	μA
11	D	Input Capacitance	C <sub>in</sub>		6	-	pF
12	т	Injection current <sup>1</sup> Single Pin limit Total Device Limit. Sum of all injected currents	I <sub>ICS</sub> I <sub>ICP</sub>	-2.5 -25	-	2.5 25	mA
13	Р	Port H, J, P Interrupt Input Pulse filtered <sup>2</sup>	t <sub>pign</sub>			3	μs
14	Ρ	Port H, J, P Interrupt Input Pulse passed <sup>2</sup>	t <sub>pval</sub>	10			μs

#### Table A-6 5V I/O Characteristics

NOTES:

1. Refer to Section A.1.4 Current Injection, for more details

2. Parameter only applies in STOP or Pseudo STOP mode.

## A.1.10 Supply Currents

This section describes the current consumption characteristics of the device as well as the conditions for the measurements.

### A.1.10.1 Measurement Conditions

All measurements are without output loads. Unless otherwise noted the currents are measured in single chip mode, internal voltage regulator enabled and at 25MHz bus frequency using a 4MHz oscillator in Colpitts mode. Production testing is performed using a square wave signal at the EXTAL input.

### A.1.10.2 Additional Remarks

In expanded modes the currents flowing in the system are highly dependent on the load at the address, data and control signals as well as on the duty cycle of those signals. No generally applicable numbers can be given. A very good estimate is to take the single chip currents and add the currents due to the external loads.

Condit	Conditions are shown in Table A-4 unless otherwise noted						
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Run supply currents Single Chip, Internal regulator enabled	I <sub>DD5</sub>			50	mA
2	P P	Wait Supply current All modules enabled, PLL on only RTI enabled <sup>1</sup>	I <sub>DDW</sub>			30 5	mA
3	CPCCPCPCP	Pseudo Stop Current (RTI and COP disabled) <sup>1, 2</sup> -40°C 27°C 70°C 85°C "C" Temp Option 100°C 105°C "V" Temp Option 120°C 125°C "M" Temp Option 140°C	I <sub>DDPS</sub>		370 400 450 550 600 650 800 850 1200	500 1600 2100 5000	μΑ
4	с с с с с с с с с с с с с с	Pseudo Stop Current (RTI and COP enabled) <sup>1, 2</sup> -40°C 27°C 70°C 85°C 105°C 125°C 140°C	I <sub>DDPS</sub>		570 600 650 750 850 1200 1500		μΑ
5	C P C C P C P C P C P	Stop Current <sup>2</sup> -40°C 27°C 70°C 85°C "C" Temp Option 100°C 105°C "V" Temp Option 120°C 125°C "M" Temp Option 140°C	I <sub>DDS</sub>		12 25 100 130 160 200 350 400 600	100 1200 1700 5000	μΑ

### **Table A-7 Supply Current Characteristics**

#### MC9S12DJ64 Device User Guide — V01.20

This is very important to notice with respect to timers, serial modules where a pre-scaler will eliminate the effect of the jitter to a large extent.

Condit	ions	s are shown in Table A-4 unless otherwise noted					
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Self Clock Mode frequency	f <sub>SCM</sub>	1		5.5	MHz
2	D	VCO locking range	f <sub>VCO</sub>	8		50	MHz
3	D	Lock Detector transition from Acquisition to Tracking mode	$ \Delta_{trk} $	3		4	% <sup>1</sup>
4	D	Lock Detection	$ \Delta_{Lock} $	0		1.5	% <sup>1</sup>
5	D	Un-Lock Detection	Δ <sub>unl</sub>	0.5		2.5	% <sup>1</sup>
6	D	Lock Detector transition from Tracking to Acquisition mode	Δ <sub>unt</sub>	6		8	% <sup>1</sup>
7	С	PLLON Total Stabilization delay (Auto Mode) <sup>2</sup>	t <sub>stab</sub>		0.5		ms
8	D	PLLON Acquisition mode stabilization delay <sup>2</sup>	t <sub>acq</sub>		0.3		ms
9	D	PLLON Tracking mode stabilization delay <sup>2</sup>	t <sub>al</sub>		0.2		ms
10	D	Fitting parameter VCO loop gain	K <sub>1</sub>		-100		MHz/V
11	D	Fitting parameter VCO loop frequency	f <sub>1</sub>		60		MHz
12	D	Charge pump current acquisition mode	i <sub>ch</sub>		38.5		μA
13	D	Charge pump current tracking mode	i <sub>ch</sub>		3.5		μA
14	С	Jitter fit parameter 1 <sup>2</sup>	j <sub>1</sub>			1.1	%
15	С	Jitter fit parameter 2 <sup>2</sup>	j <sub>2</sub>			0.13	%

Table A-16	PLL	Characteristics
------------	-----	-----------------

NOTES:

1. % deviation from target frequency

2.  $f_{OSC} = 4MHz$ ,  $f_{BUS} = 25MHz$  equivalent  $f_{VCO} = 50MHz$ : REFDV = #\$03, SYNR = #\$018, Cs = 4.7nF, Cp = 470pF, Rs = 10K\Omega.

### A.7.2 Slave Mode




Figure A-7 and Figure A-8 illustrate the slave mode timing. Timing values are shown in Table A-19.

Figure A-7 SPI Slave Timing (CPHA = 0)




Figure A-8 SPI Slave Timing (CPHA =1)

# A.8 External Bus Timing

A timing diagram of the external multiplexed-bus is illustrated in **Figure A-9** with the actual timing values shown on table **Table A-20**. All major bus signals are included in the diagram. While both a data write and data read cycle are shown, only one or the other would occur on a particular bus cycle.

### A.8.1 General Muxed Bus Timing

The expanded bus timings are highly dependent on the load conditions. The timing parameters shown assume a balanced load across all outputs.

## B.3 80-pin QFP package




Figure B-2 80-pin QFP Mechanical Dimensions (case no. 841B)



## FINAL PAGE OF 128 PAGES