



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	176 × 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c925-i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2:	PIC16C925/926	PINOUT	DESCRIP	TION
------------	---------------	--------	---------	------

Pin Name	PLCC, CLCC Pin#	TQFP Pin#	Pin Type	Buffer Type	Description		
OSC1/CLKIN	24	14	I	ST/CMOS	Oscillator crystal input or external clock source input. This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.		
OSC2/CLKOUT	25	15	0		Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.		
MCLR/VPP	2	57	I/P	ST	Master Clear (Reset) input or programming voltage input. This pin is an active low RESET to the device.		
					PORTA is a bi-directional I/O port.		
RA0/AN0	5	60	I/O	TTL	RA0 can also be Analog input0.		
RA1/AN1	6	61	I/O	TTL	RA1 can also be Analog input1.		
RA2/AN2	8	63	I/O	TTL	RA2 can also be Analog input2.		
RA3/AN3/Vref	9	64	I/O	TTL	RA3 can also be Analog input3 or A/D Voltage Reference.		
RA4/T0CKI	10	1	I/O	ST	RA4 can also be the clock input to the Timer0 timer/counter. Output is open drain type.		
RA5/AN4/SS	11	2	I/O	TTL	RA5 can be the slave select for the synchronous serial port or Analog input4.		
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.		
RB0/INT	13	4	I/O	TTL/ST	RB0 can also be the external interrupt pin. This buffer is a Schmitt Trigger input when configured as an external interrupt.		
RB1	12	3	I/O	TTL			
RB2	4	59	I/O	TTL			
RB3	3	58	I/O	TTL			
RB4	68	56	I/O	TTL	Interrupt-on-change pin.		
RB5	67	55	I/O	TTL	Interrupt-on-change pin.		
RB6	65	53	I/O	TTL/ST	Interrupt-on-change pin. Serial programming clock. This buffer is a Schmitt Trigger input when used in Serial Programming mode.		
RB7	66	54	I/O	TTL/ST	Interrupt-on-change pin. Serial programming data. This buffer is a Schmitt Trigger input when used in Serial Programming mode.		
					PORTC is a bi-directional I/O port.		
RC0/T1OSO/T1CKI	26	16	I/O	ST	RC0 can also be the Timer1 oscillator output or Timer1 clock input.		
RC1/T1OSI	27	17	I/O	ST	RC1 can also be the Timer1 oscillator input.		
RC2/CCP1	28	18	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/PWM1 output.		
RC3/SCK/SCL	14	5	I/O	ST	RC3 can also be the synchronous serial clock input/ output for both SPI and I <sup>2</sup> C modes.		
RC4/SDI/SDA	15	6	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data $I/O$ ( $I^2C$ mode).		
RC5/SDO	16	7	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).		
C1	17	8	Р		LCD Voltage Generation.		
C2	18	9	Р		LCD Voltage Generation.		
COM0	63	51	L		Common Driver0.		
Legend: I = input	C	) = output		P = powe	r L = LCD Driver		
— = Not used TTL = TTL input ST = Schmitt Trigger input							

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Details on page		
Bank 1													
80h	INDF	Addressing	Addressing this location uses contents of FSR to address data memory (not a physical register)										
81h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	20		
82h	PCL	Program Co	ounter (PC) L	east Signific	ant Byte					0000 0000	25		
83h	STATUS	IRP	RP1	RP0	то	PD	Z	DC	С	0001 1xxx	19		
84h	FSR	Indirect Dat	a Memory Ad	ddress Pointe	er					XXXX XXXX	26		
85h	TRISA	—	—	PORTA Dat	a Direction R	egister				11 1111	29		
86h	TRISB	PORTB Dat	a Direction F	Register						1111 1111	31		
87h	TRISC	_	—	PORTC Da	ta Direction F	Register				11 1111	33		
88h	TRISD	PORTD Dat	a Direction F	Register						1111 1111	34		
89h	TRISE	PORTE Dat	a Direction F	Register						1111 1111	36		
8Ah	PCLATH	_	—	—	Write Buffer	for the uppe	er 5 bits of the	e PC		0 0000	25		
8Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	21		
8Ch	PIE1	LCDIE	ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	00 0000	24		
8Dh	—	Unimpleme	nted							—	—		
8Eh	PCON	—	—	—	—	—	—	POR	BOR	0-	24		
8Fh	—	Unimpleme	nted							—	—		
90h	—	Unimpleme	nted							—	—		
91h	—	Unimpleme	nted							—	—		
92h	PR2	Timer2 Peri	od Register							1111 1111	51		
93h	SSPADD	Synchronou	is Serial Port	(I <sup>2</sup> C mode)	Address Reg	ister		-	-	0000 0000	69, 72		
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	59		
95h	_	Unimpleme	nted							_	_		
96h	—	Unimpleme	nted							—	—		
97h	_	Unimpleme	nted							_	_		
98h	_	Unimpleme	nted							_	_		
99h	_	Unimpleme	Jnimplemented —										
9Ah	_	Unimpleme	Jnimplemented — — —										
9Bh	_	Unimpleme	Jnimplemented										
9Ch	—	Unimpleme	Jnimplemented — —										
9Dh	—	Unimpleme	nted							—	—		
9Eh	ADRESL	A/D Result	Register Low	1						xxxx xxxx	79		
9Fh	ADCON1	—	_		—	_	PCFG2	PCFG1	PCFG0	000	76		

#### SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 2-1:**

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0'. Shaded locations are unimplemented, read as '0'. Note 1: These pixels do not display, but can be used as general purpose RAM.

#### 2.3.4 **PIE1 REGISTER**

This register contains the individual enable bits for the peripheral interrupts.

Note:	Bit PEIE (INTCON<6>) must be set to
	enable any peripheral interrupt.

# REGISTER

ER 2-4:	PIE1 REG	ISTER (AD	DRESS 8	Ch)							
	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
	LCDIE	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE			
	bit 7			·				bit 0			
bit 7	LCDIE: LC	D Interrupt I	Enable bit								
	1 = Enable 0 = Disable	s the LCD ir s the LCD i	nterrupt nterrupt								
bit 6	ADIE: A/D	Converter li	nterrupt Ena	ble bit							
	1 = Enable 0 = Disable	s the A/D in s the A/D ir	terrupt iterrupt								
bit 5-4	Unimplem	ented: Rea	d as '0'								
bit 3	SSPIE: Syr	SSPIE: Synchronous Serial Port Interrupt Enable bit									
	1 = Enable 0 = Disable	<ul> <li>1 = Enables the SSP interrupt</li> <li>0 = Disables the SSP interrupt</li> </ul>									
bit 2	CCP1IE: C	CCP1IE: CCP1 Interrupt Enable bit									
	<ul> <li>1 = Enables the CCP1 interrupt</li> <li>0 = Disables the CCP1 interrupt</li> </ul>										
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit										
	<ul> <li>1 = Enables the TMR2 to PR2 match interrupt</li> <li>0 = Disables the TMR2 to PR2 match interrupt</li> </ul>										
bit 0	TMR1IE: T	TMR1IE: TMR1 Overflow Interrupt Enable bit									
	1 = Enable 0 = Disable	<ul> <li>1 = Enables the TMR1 overflow interrupt</li> <li>0 = Disables the TMR1 overflow interrupt</li> </ul>									
	Legend:										
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	ʻ0'			
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown			

# 2.4 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any RESET, the upper bits of the PC will be cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

## FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



# 2.4.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note *"Implementing a Table Read"* (AN556).

# 2.4.2 STACK

The PIC16CXXX family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- **Note 1:** There are no status bits to indicate stack overflow or stack underflow conditions.
  - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address.

# 2.5 Program Memory Paging

PIC16C925/926 devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11-bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper 2-bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the RETURN instructions (which POPs the address from the stack).

Note:	The contents of the PCLATH register are						
	unchanged after a RETURN or RETFIE						
	instruction is executed. The user must						
	rewrite the PCLATH for any subsequent						
	CALL or GOTO instructions.						

Example 2-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

### EXAMPLE 2-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

ORG 0x	500	
BCF	PCLATH,4	
BSF	PCLATH,3	;Select page 1 (800h-FFFh)
CALL	SUB1_P1	;Call subroutine in
	:	;page 1 (800h-FFFh)
	:	
	:	
ORG 0x	900	
SUB1_P	1:	;called subroutine
	:	;page 1 (800h-FFFh)
	:	
RETURN		;return to Call subroutine
		;in page 0 (000h-7FFh)

© 2001-2013 Microchip Technology Inc.

# TABLE 4-7: PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function	
RD0/SEG00	bit0	ST	Input/output port pin or Segment Driver00.	
RD1/SEG01	bit1	ST	Input/output port pin or Segment Driver01.	
RD2/SEG02	bit2	ST	Input/output port pin or Segment Driver02.	
RD3/SEG03	bit3	ST	Input/output port pin or Segment Driver03.	
RD4/SEG04	bit4	ST	Input/output port pin or Segment Driver04.	
RD5/SEG29/COM3	bit5	ST	Digital input pin or Segment Driver29 or Common Driver3.	
RD6/SEG30/COM2	bit6	ST	Digital input pin or Segment Driver30 or Common Driver2.	
RD7/SEG31/COM1	bit7	ST	Digital input pin or Segment Driver31 or Common Driver1.	

Legend: ST = Schmitt Trigger input

# TABLE 4-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	0000 0000	0000 0000
88h	TRISD	PORTD	PORTD Data Direction Control Register								1111 1111
10Dh	LCDSE	SE29	SE27	SE20	SE16	SE12	SE9	SE5	SE0	1111 1111	1111 1111

Legend: Shaded cells are not used by PORTD.

# 8.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, a compare interrupt is also generated.

# FIGURE 8-2: COMPARE MODE OPERATION BLOCK DIAGRAM



# 8.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the PORTC I/O data latch.

# 8.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

# 8.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

# 8.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair and starts an A/D conversion. This allows the CCPR1H:CCPR1L register pair to effectively be a 16-bit programmable period register for Timer1.

**Note:** The "special event trigger" from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

# 9.2 I<sup>2</sup>C Overview

This section provides an overview of the Inter-Integrated Circuit ( $I^2C$ ) bus, with Section 9.3 discussing the operation of the SSP module in  $I^2C$  mode.

The  $I^2C$  bus is a two-wire serial interface developed by the Philips Corporation. The original specification, or standard mode, was for data transfers of up to 100 Kbps. An enhanced specification, or fast mode is not supported. This device will communicate with fast mode devices if attached to the same bus.

The  $l^2C$  interface employs a comprehensive protocol to ensure reliable transmission and reception of data. When transmitting data, one device is the "master" which initiates transfer on the bus and generates the clock signals to permit that transfer, while the other device(s) acts as the "slave." All portions of the slave protocol are implemented in the SSP module's hardware, except general call support, while portions of the master protocol need to be addressed in the PIC16CXXX software. Table 9-2 defines some of the  $l^2C$  bus terminology. For additional information on the  $l^2C$  interface specification, refer to the Philips document #939839340011, "*The*  $l^2C$  bus and how to use it", which can be obtained from the Philips Corporation.

In the I<sup>2</sup>C interface protocol, each device has an address. When a master wishes to initiate a data transfer, it first transmits the address of the device that it wishes to "talk" to. All devices "listen" to see if this is their address. Within this address, a bit specifies if the master wishes to read from/write to the slave device. The master and slave are always in opposite modes (transmitter/receiver) of operation during a data transfer. That is, they can be thought of as operating in either of these two relations:

- Master-transmitter and Slave-receiver
- Slave-transmitter and Master-receiver

In both cases, the master generates the clock signal.

The output stages of the clock (SCL) and data (SDA) lines must have an open drain or open collector, in order to perform the wired-AND function of the bus. External pull-up resistors are used to ensure a high level when no device is pulling the line down. The number of devices that may be attached to the  $I^2C$  bus is limited only by the maximum bus loading specification of 400 pF.

# 9.2.1 INITIATING AND TERMINATING DATA TRANSFER

During times of no data transfer (idle time), both the clock line (SCL) and the data line (SDA) are pulled high through the external pull-up resistors. The START and STOP conditions determine the start and stop of data transmission. The START condition is defined as a high to low transition of the SDA when the SCL is high. The STOP condition is defined as a low to high transition of the SDA when the SCL is high. The START and STOP conditions for starting and terminating data transfer. Due to the definition of the START and STOP conditions, when data is being transmitted, the SDA line can only change state when the SCL line is low.

# FIGURE 9-6: S

START AND STOP CONDITIONS



Term	Description
Transmitter	The device that sends the data to the bus.
Receiver	The device that receives the data from the bus.
Master	The device which initiates the transfer, generates the clock and terminates the transfer.
Slave	The device addressed by a master.
Multi-master	More than one master device in a system. These masters can attempt to control the bus at the same time without corrupting the message.
Arbitration	Procedure that ensures that only one of the master devices will control the bus. This ensures that the transfer data does not get corrupted.
Synchronization	Procedure where the clock signals of two or more devices are synchronized.

# TABLE 9-2: I<sup>2</sup>C BUS TERMINOLOGY

© 2001-2013 Microchip Technology Inc.

# 9.2.4 MULTI-MASTER

The  $I^2C$  protocol allows a system to have more than one master. This is called multi-master. When two or more masters try to transfer data at the same time, arbitration and synchronization occur.

### 9.2.4.1 Arbitration

Arbitration takes place on the SDA line, while the SCL line is high. The master, which transmits a high when the other master transmits a low, loses arbitration (Figure 9-14) and turns off its data output stage. A master, which lost arbitration can generate clock pulses until the end of the data byte where it lost arbitration. When the master devices are addressing the same device, arbitration continues into the data.

#### **FIGURE 9-14:**

MULTI-MASTER ARBITRATION



Masters that also incorporate the slave function and have lost arbitration, must immediately switch over to Slave-Receiver mode. This is because the winning master-transmitter may be addressing it.

Arbitration is not allowed between:

- · A Repeated START condition
- · A STOP condition and a data bit
- A Repeated START condition and a STOP condition

Care needs to be taken to ensure that these conditions do not occur.

# 9.2.4.2 Clock Synchronization

Clock synchronization occurs after the devices have started arbitration. This is performed using a wired-AND connection to the SCL line. A high to low transition on the SCL line causes the concerned devices to start counting off their low period. Once a device clock has gone low, it will hold the SCL line low until its SCL high state is reached. The low to high transition of this clock may not change the state of the SCL line, if another device clock is still within its low period. The SCL line is held low by the device with the longest low period. Devices with shorter low periods enter a high wait state, until the SCL line comes high. When the SCL line comes high, all devices start counting off their high periods. The first device to complete its high period will pull the SCL line low. The SCL line high time is determined by the device with the shortest high period, Figure 9-15.





# 9.3.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge ( $\overline{ACK}$ ) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 9-3 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the  $I^2C$  specification as well as the requirement of the SSP module is shown in timing parameter #100 and parameter #101.

# 9.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The

address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave (Figure 9-8). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit  $R/\overline{W}$  (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7- 9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address, if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

# TABLE 9-3: DATA TRANSFER RECEIVED BYTE ACTIONS

Status Bi Transfer is	ts as Data s Received	SSPSR $\rightarrow$ SSPBUF	Generate ACK	Set bit SSPIF (SSP Interrupt occurs if enabled)		
BF	SSPOV		T dise			
0	0	Yes	Yes	Yes		
1	0	No	No	Yes		
1	1	No	No	Yes		
0	1	No	No	Yes		

# **10.1** A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 10-2. The source impedance (RS) and the internal sampling switch (RSS) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD), see Figure 10-2. **The maximum recommended impedance for analog sources is 10 k** $\Omega$ . As

# EQUATION 10-1: ACQUISITION TIME EXAMPLE

the impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 10-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the PIC<sup>®</sup> Mid-Range Reference Manual (DS33023).

TACQ	=	Amplifier Settling Time +
		Hold Capacitor Charging Time +
		Temperature Coefficient
	=	TAMP + TC + TCOFF
	=	$2\mu$ S + TC + [(Temperature -25°C)(0.05 $\mu$ S/°C)]
TC	=	CHOLD (RIC + RSS + RS) $In(1/2047)$
	=	- $120 \text{pF} (1 \text{k}\Omega + 7 \text{k}\Omega + 10 \text{k}\Omega) \text{In}(0.0004885)$
	=	16.47µS
TACQ	=	$2\mu S + 16.47\mu S + [(50^{\circ}C - 25^{\circ}C)(0.05\mu S/^{\circ}C)]$
	=	19.72µS

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- **2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.
- **4:** After a conversion has completed, a 2.0TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.





# 10.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The

A/D conversion requires a minimum 12TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

# 10.3 Configuring Analog Port Pins

The ADCON1 and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<2:0> bits and the TRIS bits.

- Note 1: When reading the port register, any pin configured as an analog input channel will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
  - 2: Analog levels on any pin that is defined as a digital input (including the AN<4:0> pins), may cause the input buffer to consume current that is out of the device specifications.

# 10.4 A/D Conversions

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started. After this, the GO/DONE bit can be set to start the conversion.

In Figure 10-3, after the GO bit is set, the first time segment has a minimum of TCY and a maximum of TAD.

**Note:** The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

# FIGURE 10-3: A/D CONVERSION TAD CYCLES



# 10.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 10-4 shows the operation of the A/D result justification. The extra bits are loaded with '0's'. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

# 12.4 Power-on Reset (POR), Power-up Timer (PWRT), Brown-out Reset (BOR) and Oscillator Start-up Timer (OST)

# 12.4.1 POWER-ON RESET (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*."

# 12.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only, from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

# 12.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST), if enabled, provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay (if the PWRT is enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

# 12.4.4 BROWN-OUT RESET (BOR)

The configuration bit, BOREN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter D005, about 4V) for longer than TBOR (parameter #35, about 100 $\mu$ S), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a RESET may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer, if enabled, then keeps the device in RESET for TPWRT (parameter #33, about 72mS). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR with the Power-up Timer Reset. The Power-up Timer is enabled separately from Brown-out Reset.

# 12.4.5 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 12-7, Figure 12-8, and Figure 12-9 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, the time-outs will expire. Then bringing  $\overline{\text{MCLR}}$  high will begin execution immediately (Figure 12-8). This is useful for testing purposes or to synchronize more than one PIC16CXXX device operating in parallel.

Table 12-5 shows the RESET conditions for some special function registers, while Table 12-6 shows the RESET conditions for all the registers.

# 12.4.6 POWER CONTROL/STATUS REGISTER (PCON)

The Power Control/Status Register, PCON, has up to two bits depending upon the device.

Bit0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if bit BOR cleared, indicating a BOR occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable and is, therefore, not valid at any time.

Bit1 is Power-on Reset Status bit POR. It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

# TABLE 12-3: TIME-OUT IN VARIOUS SITUATIONS

Oppillator Configuration	Powe	Wake up from SLEED		
Oscillator Configuration	PWRTE = 1	PWRTE = 0	wake-up nom SLEEP	
XT, HS, LP	1024Tosc	72 ms + 1024Tosc	1024 Tosc	
RC	_	72 ms		

POR	BOR	то	PD	Condition
0	x	1	1	Power-on Reset
0	x	0	x	Illegal, TO is set on POR
0	x	x	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

# TABLE 12-4: STATUS BITS AND THEIR SIGNIFICANCE

# TABLE 12-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 luuu	uu
WDT Wake-up	PC + 1	սսս0 Օսսս	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuul 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

**Note 1:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

# 12.7 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The WDT can be permanently disabled by clearing configuration bit WDTE (Section 12.1).

# 12.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control, by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, prevent it from timing out and generating a device RESET condition.

The  $\overline{\text{TO}}$  bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

# 12.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., and Max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

**Note:** When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.



# FIGURE 12-12: WATCHDOG TIMER BLOCK DIAGRAM

# FIGURE 12-13: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BOREN <sup>(1)</sup>	CP1	CP0	PWRTE <sup>(1)</sup>	WDTE	FOSC1	FOSC0
81h, 181h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 12-1 for operation of these bits.

# PIC16C925/926

ANDLW	AND Lite	eral with	W				=	Α	ND W v	vith f		
Syntax:	[label]	ANDLW	k			Syntax:		[ /	label] A	NDWF	f [,d]	
Operands: Operation:	$0 \le k \le 23$	55	(\\/)			Operan	ds:	0 d	$\leq f \leq 12$ $\in [0, 1]$	7		
Status Affected: Encoding:	Z	1001	kkkk	kkkk	]	Operation Status A	on: Affected:	(V Z	0 [0,1] V).AND	. (f) $\rightarrow$ (c	destinatio	on)
Description:	The cont AND'ed	ents of V with the e	V register eight-bit li	are teral 'k'.		Encodir	ng:		00	0101	dfff	ffff
The result is placed in the W register.			W	Description:		A If W st	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.					
Cycles:	1	00	00	0.4		Words:		1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	1	Cycles:		1				
	Decode	Read literal 'k'	Process data	Write to W		Q Cycle	Activity:		Q1	Q2	Q3	Q4
Example	ANDLW	0x5F			-			I	Decode	Read register 'f'	Process data	Write to destination
Before Instruction: W = After Instruction:	0xA3					Example	e	AI	NDWF	FSR,	1	
W =	0x03					Before I	Instructio W FSR struction W FSR	n: = = =	0x17 0xC2 0x17 0x02			

# 15.2 DC Characteristics: PIC16C925/926 (Commercial, Industrial) PIC16LC925/926 (Commercial, Industrial)

DC CH	ARACT	ERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
		Input Low Voltage							
	VIL	I/O ports							
D030		with TTL buffer	Vss	—	0.15VDD	V	For entire VDD range		
D024		with Cohmitt Trigger buffer	Vss	_	0.8V	V	$4.5V \leq VDD \leq 5.5V$		
D031		MCLR OSC1 (in RC mode)	VSS	_		V			
D032		OSC1 (in XT HS and I P)	VSS		0.2VDD	V	(Note 1)		
2000		Input High Voltage	100		0.0700	v			
	Vін	I/O ports		_			$\square$		
D040		with TTL buffer	2.0	_	Vdd	V	$4.5V \leq VDD \leq 5.5V$		
D040A			0.25VDD + 0.8V	—	Vdd	V	For entire VDp range		
D041		with Schmitt Trigger buffer	0.8VDD	_	Vdd	v	$\nabla$		
D042		MCLR	0.8Vdd	—	Vdd	v `			
D042A		OSC1 (XT, HS and LP)	0.7Vdd	—		V	(Note 1)		
D043		OSC1 (in RC mode)	0.9Vdd	—	VDD	$\searrow$			
D070	<b>I</b> PURB	PORTB Weak Pull-up Current	50	250	×400~	_μΑ_	∛dd = 5V, Vpin = Vss		
		Input Leakage Current (Notes 2, 3)		$\sim$		$\triangleright$			
D060	lı∟	I/O ports	<	$\langle -$	±1.Q>	μA	$Vss \le VPIN \le VDD$ , Pin at hi-Z		
D061		MCLR, RA4/T0CKI		$\left  \right\rangle$	±5	μA	$Vss \leq VPIN \leq VDD$		
D063		OSC1	$  \langle \langle \rangle$		<u>\</u> ±5	μA	$Vss \le VPIN \le VDD$ , XT, HS and LP		
			$\land$	$\searrow$	/		osc configuration		
Dooo	Mai	Output Low Voltage	$\backslash \backslash$	$\searrow$	0.0				
D080	VOL	I/O ports			0.6	V	IOL = 4.0  mA,  VDD = 4.5  V		
0003		Output High Voltage	$\overline{}$		0.0	v	10L = 1.0 IIIA, VDD = 4.3V		
D090	Vон	I/O ports (Note 3)			_	V	$I_{OH} = -3.0 \text{ mA}$ VDD = 4.5V		
D092		OSC2/CLKOUT (RC osc mode)	VDD - 0.7		_	V	IOH = -1.3  mA, VDD = 4.5V		
		Capacitive Loading Specs on							
D100	Cosc2	Output Pins OSC2 pin	_	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.		
D101 D102	Сю Св	All I/O pins and QSC2 (in RC) SCL, SDA in I <sup>2</sup> C mode	_	_	50 400	pF pF			
D150	Vdd	Open Drain High Voltage	<u> </u>	_	8.5	V	RA4 pin		
L	Dete		I aaa athami	uine et	atad The		<u></u> Smotoro aro for degigo guidango anhy		

† Data in "Typ" column is at 5 V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C925/926 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

 $\wedge$ 



# TABLE 15-1: LCD MODULE ELECTRICAL SPECIFICATIONS

Parameter No.	Symbol	Characteristic	Min	Тур†	Мах	Units	Conditions
D200	VLCD3	LCD Voltage on pin VLCD3	Vdd - 0.3		Vss + 7.0	V	
D201	VLCD2	LCD Voltage on pin VLCD2	Vss - 0.3		VLCD3	× <	
D202	VLCD1	LCD Voltage on pin VLCD1	Vss - 0.3	_	VLCD3	V	$\overline{\mathbf{X}}$
D220	Voн	Output High Voltage	Max VLCDN - 0.1		Max VLCDN		COM outputs IOH = 25 μA SEG outputs IOH = 3 μA
D221	Vol	Output Low Voltage	Min VLCDN		Min VLCBN + 0.1	Vv	COM outputs IOL = 25 $\mu$ A SEG outputs IOL = 3 $\mu$ A
D222	FLCDRC	LCDRC Oscillator Frequency	5	14	22	kHz	VDD = 5V, -40°C to +85°C
D223	TrLCD	Output Rise Time	- <		200	μS	COM outputs Cload = 5,000 pF SEG outputs Cload = 500 pF VDD = 5.0V, T = 25°C
D224	TfLCD	Output Fall Time <sup>(1)</sup>	TrLCD - 0.05 TrLCD		TrLCD + 0.05 TrLCD	μS	COM outputs Cload = $5,000 \text{ pF}$ SEG outputs Cload = $500 \text{ pF}$ VDD = $5.0\text{V}, \text{T} = 25^{\circ}\text{C}$

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: 0 ohm source impedance at VLCD

# TABLE 15-2: VLCD CHARGE PUMP ELECTRICAL SPECIFICATIONS

()

Parameter No.	Symbol	Characteristic			Тур	Мах	Units	Conditions
D250	IVADJ	VLCDADJ Regulated Current Output			10	—	μA	
D252	A WADJ/A VDD	VLCDADJ Current V	VLCDADJ Current VDD Rejection			0.1	μA/V	
D265	VVADJ	VLCDADJ Voltage	PIC16 <b>C</b> 925/926	1.0	—	2.3	V	
		Limits	PIC16LC925/926	1.0		Vdd - 0.7V	V	Vdd < 3V

Note 1: For design guidance only.

# 15.3 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2p	S	3. Tcc:st (I <sup>2</sup> 0	3. TCC:ST ( $I^2C$ specifications only)			
2. TppS		4. Ts (I <sup>2</sup> C spe	ecifications only)			
	_	-	_			
<u> </u> ⊦	Frequency	Ι	lime			
Lowercase	letters (pp) and their meanings:					
рр						
CC	CCP1	OSC	OSC1			
ck	CLKOUT	rd	RD			
CS	CS	rw	RD or WR			
di	SDI	SC	SCK			
do	SDO	SS	SS			
dt	Data in	tO	ТОСКІ			
io	I/O port	t1	T1CKI			
mc	MCLR	wr	WR			
Uppercase	letters and their meanings:					
S						
F	Fall	Р	Period			
Н	High	R	Rise			
I	Invalid (Hi-impedance)	V	Valid			
L	Low	Z	Hi-impedance			
I <sup>2</sup> C only						
AA	output access	High	High			
BUF	Bus free	Low	Low			
TCC:ST (I <sup>2</sup> C	specifications only)					
CC						
HD	Hold	SU	Setup			
ST						
DAT	DATA input hold	STO	STOP condition			
STA	START condition					

# FIGURE 15-4: LOAD CONDITIONS



# PIC16C925/926

Code Protection	97, 112
Compare Mode (CCP)	
Associated Registers	58
Block Diagram	55
Pin Configuration	55
Software Interrupt Mode	
Special Event Trigger	
Timer1 Mode	
Computed GOTO	
Configuration Bits	
Configuration Word	

# n

D	
DC and AC Characteristics Graphs and Tables	
DC bit	
Development Support	
Device DC Characteristics	141–145
LC Devices	
Direct Addressing	
r r	
E	
Errata	4
F	
ESP Degister	26
Laitialization States	
	104
G	
GIF bit	107
-	
1	
I/O Programming Considerations	
Read-Modify-Write Example	
l <sup>2</sup> C	
Addressing I <sup>2</sup> C Devices	66
Arbitration	68
BF	70, 71
СКР	71
Clock Synchronization	68
Combined Format	67
Initiating and Terminating Data Transfer	65
Master-Receiver Sequence	67
Master-Transmitter Sequence	67
Multi-Master	68
Overview	65
START	65
STOP	65, 66
Transfer Acknowledge	
ICEPIC In-Circuit Emulator	134
IDLE_MODE	
In-Circuit Serial Programming	97, 112
INDF Register	
Initialization States	
Indirect Addressing	
Instruction Cycle	9
Instruction Flow/Pipelining	9
Instruction Format	
Instruction Set	
ADDLW	

BSE 117
BTESC 117
BTESS 118
CALL 118
CI RE 119
CLRW 110
CLRWDT 120
COME 120
DECE 121
DECF
DEGF32
GOTO
INCE 122
INCF32
IORLW
10RWF
MOVF
MOVLW
MOVWF
NOP
OPTION
REIFIE
RETLW
RETURN 127
RLF 127
RRF
SLEEP 128
SUBLW 129
SUBWF 129
SWAPF 130
TRIS
XORLW131
XORWF
Instruction Set Summary 113–131
INT Interrupt 108
INTCON Register 21, 107
Initialization States 104
Inter-Integrated Circuit (I <sup>2</sup> C). See I <sup>2</sup> C.
Internal Sampling Switch (Rss) Impedence
Interrupt Flag
Interrupts
RB7:RB4 Port Change31
IRP bit
V
V .

# Κ

KEELOQ Evaluation and Programming Tools ...... 136

#### L .

LCD Module	
Associated Registers	96
Block Diagram	84
Charge Pump	95
Block Diagram	95
Electrical Specifications	145
External R-Ladder	95
Block Diagram	95
Generic LCDD Register	92
LCDCON Register	83
LCDPS Register	84
LCDSE Register	
Register Initialization States	105
Voltage Generation	95
Loading PC Register (Diagram)	25

# **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE <sup>.</sup>	Technical Publications Manager	Total Pages Sent			
From	Nomo				
FIOIII					
	Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
Application (optional):					
Would you like a reply? Y N					
Devic	e:	Literature Number: DS39544B			
Questions:					
1. What are the best features of this document?					
2. H	2. How does this document meet your hardware and software development needs?				
_					
_					
3. D	. Do you find the organization of this document easy to follow? If not, why?				
4. V	<ol> <li>What additions to the document do you think would enhance the structure and subject?</li> </ol>				
_					
5. V	. What deletions from the document could be made without affecting the overall usefulness?				
6. Is	5. Is there any incorrect or misleading information (what and where)?				
7. H	ow would you improve this document?				
-					