



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I²C, SPI
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	336 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.23x24.23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc926-i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 2.3 Special Function Registers

The Special Function Registers (SFRs) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. The special function registers can be classified into two sets, core and peripheral. Those registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Details on page
Bank 0											
00h	INDF	Addressing	this location	uses content	ts of FSR to a	address data	memory (no	t a physical r	egister)	0000 0000	26
01h	TMR0	Timer0 Mod	ule Register							xxxx xxxx	41
02h	PCL	Program Co	ounter (PC) L	east Signific	ant Byte					0000 0000	25
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	19
04h	FSR	Indirect Data	a Memory Ac	ddress Pointe	er					XXXX XXXX	26
05h	PORTA	—	—	PORTA Dat	a Latch whe	n written: PO	RTA pins wh	en read		0x 0000	29
06h	PORTB	PORTB Dat	a Latch whe	n written: PO	RTB pins wh	en read				XXXX XXXX	31
07h	PORTC	_	_	PORTC Da	ta Latch whe	n written: PO	RTC pins wh	en read		xx xxxx	33
08h	PORTD	PORTD Dat	a Latch whe	n written: PC	RTD pins wh	en read				0000 0000	34
09h	PORTE	PORTE pins	s when read							0000 0000	36
0Ah	PCLATH	_	—	_	Write Buffer	for the uppe	r 5 bits of the	Program Co	ounter	0 0000	25
0Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	21
0Ch	PIR1	LCDIF	ADIF	—	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	00 0000	23
0Dh	_	Unimplemented								—	_
0Eh	TMR1L	Holding regi	Holding register for the Least Significant Byte of the 16-bit TMR1 Register								47
0Fh	TMR1H	Holding regi	ister for the N	Aost Significa	ant Byte of th	e 16-bit TMR	1 Register			XXXX XXXX	47
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	47
11h	TMR2	Timer2 Mod	ule Register							0000 0000	51
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	52
13h	SSPBUF	Synchronou	s Serial Port	Receive But	fer/Transmit	Register				XXXX XXXX	64, 72
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	60
15h	CCPR1L	Capture/Co	mpare/PWM	Register (LS	iB)					XXXX XXXX	58
16h	CCPR1H	Capture/Co	mpare/PWM	Register (MS	SB)					XXXX XXXX	58
17h	CCP1CON	-	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	53
18h	_	Unimplemen	nted							—	_
19h	_	Unimplemented								—	_
1Ah	-	Unimplemented								—	-
1Bh	_	Unimplemented								—	-
1Ch	—	Unimplemented								—	—
1Dh	_	Unimplemen	nted							_	—
1Eh	ADRESH	A/D Result	Register High	า						xxxx xxxx	80, 81
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 0000	75

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: These pixels do not display, but can be used as general purpose RAM.

### 2.3.2 OPTION REGISTER

The OPTION register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT pin interrupt, TMR0, and the weak pull-ups on PORTB. **Note:** To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

### **REGISTER 2-2:** OPTION REGISTER (ADDRESS 81h, 181h)

2 PS1	PS0 bit 0									
	bit 0									
	RBPU: PORTB Pull-up Enable bit									
INTEDG: Interrupt Edge Select bit										
<ul> <li>1 = Increment on high-to-low transition on RA4/T0CKI pin</li> <li>0 = Increment on low-to-high transition on RA4/T0CKI pin</li> </ul>										
Legend:										
W = Writable bit $U = Unimplemented bit, read as '0'$										
ed x = Bit is	unknown									
	nted bit, read as ad x = Bit is									

#### 4.3 **PORTC and TRISC Register**

PORTC is a 6-bit, bi-directional port. Each pin is individually configurable as an input or output through the TRISC register. PORTC is multiplexed with several peripheral functions (Table 4-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, readmodify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

#### EXAMPLE 4-3: INITIALIZING PORTC

BCF	STATUS, RPO	;	Select Bank0
BCF	STATUS, RP1		
CLRF	PORTC	;	Initialize PORTC
BSF	STATUS, RPO	;	Select Bank1
MOVLW	0xCF	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISC	;	Set RC<3:0> as inputs
		;	RC<5:4> as outputs
		;	RC<7:6> always read 0

#### TABLE 4-5: PORTC FUNCTIONS

## FIGURE 4-5:

#### PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output or Timer1 clock input.
RC1/T1OSI	bit1	ST	Input/output port pin or Timer1 oscillator input.
RC2/CCP1	bit2	ST	Input/output port pin or Capture input/Compare output/PWM output.
RC3/SCK/SCL	bit3	ST	Input/output port pin or the synchronous serial clock for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	bit4	ST	Input/output port pin or the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data out.

Legend: ST = Schmitt Trigger input

#### TABLE 4-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
07h	PORTC	—		RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	uu uuuu
87h	TRISC	—	—	PORTC Data Direction Control Register					11 1111	11 1111	

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTC.

© 2001-2013 Microchip Technology Inc.

#### 4.6 **PORTF and TRISF Register**

PORTF is a digital input only port. Each pin is multiplexed with an LCD segment driver. These pins have Schmitt Trigger input buffers.

- **Note 1:** On a Power-on Reset, these pins are configured as LCD segment drivers.
  - 2: To configure the pins as a digital port, the corresponding bits in the LCDSE register must be cleared. Any bit set in the LCDSE register overrides any bit settings in the corresponding TRIS register.

BCF STATUS,	RP0	;Select Bank2
BSF STATUS,	RP1	;
BCF LCDSE,	SE16	;Make all PORTF
BCF LCDSE,	SE12	;digital inputs



#### TABLE 4-11: PORTF FUNCTIONS

Name	Bit#	Buffer Type	Function
RF0/SEG12	bit0	ST	Digital input or Segment Driver12.
RF1/SEG13	bit1	ST	Digital input or Segment Driver13.
RF2/SEG14	bit2	ST	Digital input or Segment Driver14.
RF3/SEG15	bit3	ST	Digital input or Segment Driver15.
RF4/SEG16	bit4	ST	Digital input or Segment Driver16.
RF5/SEG17	bit5	ST	Digital input or Segment Driver17.
RF6/SEG18	bit6	ST	Digital input or Segment Driver18.
RF7/SEG19	bit7	ST	Digital input or Segment Driver19.

Legend: ST = Schmitt Trigger input

#### TABLE 4-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
107h	PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	0000 0000	0000 0000
187h	TRISF	PORTF [	PORTF Data Direction Control Register							1111 1111	1111 1111
10Dh	LCDSE	SE29	SE27	SE20	SE16	SE12	SE9	SE5	SE0	1111 1111	1111 1111

Legend: Shaded cells are not used by PORTF.

© 2001-2013 Microchip Technology Inc.

### 4.8 I/O Programming Considerations

#### 4.8.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the contents of the data latch may now be unknown.

Reading the port register reads the values of the port pins. Writing to the port register, writes the value to the port latch. When using read-modify-write instructions (e.g. BCF, BSF) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 4-8 shows the effect of two sequential read-modify-write instructions on an I/O port. A pin actively outputting a Low or High should not be driven from external devices at the same time, in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

#### EXAMPLE 4-8: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

<pre>;Initial PORT settings: PORTB&lt;7:4&gt; Inputs ; PORTB&lt;3:0&gt; Outputs ;PORTB&lt;7:6&gt; have external pull-ups and are ;not connected to other circuitry</pre>						
;;;	PORT latch	PORT pins				
BCF PORTB, 7 ; BCF PORTB, 6 ; BCF STATUS, RP1 ; BSF STATUS, RP0 ; BCF TRISB, 7 ;	<pre>01pp pppp 10pp pppp Select Bank1 10pp pppp</pre>	11pp pppp 11pp pppp				
BCF TRISB, 6 ; 10pp pppp 10pp pppp ; ;Note that the user may have expected the ;pin values to be 00pp ppp. The 2nd BCF ;caused RB7 to be latched as the pin value ;(high).						

## 4.8.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 4-10). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU, rather than the new state. When in doubt, it is better to separate these instructions with a NOP, or another instruction not accessing this I/O port.



#### FIGURE 4-10: SUCCESSIVE I/O OPERATION

### 9.1 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI
- Serial Clock (SCK) RC3/SCK

Additionally, a fourth pin may be used when in a Slave mode of operation:

• Slave Select (SS) RA5/AN4/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

The SSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR. until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then, the buffer full detect bit, BF (SSPSTAT<0>), and interrupt flag bit, SSPIF (PIR1<3>), are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully. When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the SSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 9-1 shows the loading of the SSPBUF (SSPSR) for data transmission. The MOVWF RXDATA instruction (shaded) is only required if the received data is meaningful.

#### EXAMPLE 9-1: LOADING THE SSPBUF (SSPSR) REGISTER

	BCF BSF	STATUS, STATUS,	RP1 RP0	;Select Bank1 ;
LOOP	BTFSS	SSPSTAT,	BF	;Has data been ;received ;(transmit ;complete)?
	GOTO	LOOP		;NO
	BCF	STATUS,	RP0	;Select Bank0
	MOVF	SSPBUF,	W	;W reg = contents ;of SSPBUF
	MOVWF	RXDATA		;Save in user RAM
	MOVF	TXDATA,	W	;W reg = contents ; of TXDATA
	MOVWF	SSPBUF		;New data to xmit
	LOOP	BCF BSF LOOP BTFSS GOTO BCF MOVF MOVWF MOVWF	BCF STATUS, BSF STATUS, LOOP BTFSS SSPSTAT, GOTO LOOP BCF STATUS, MOVF SSPBUF, MOVWF RXDATA MOVF TXDATA, MOVWF SSPBUF	BCF STATUS, RP1 BSF STATUS, RP0 LOOP BTFSS SSPSTAT, BF GOTO LOOP BCF STATUS, RP0 MOVF SSPBUF, W MOVWF RXDATA MOVF TXDATA, W MOVWF SSPBUF

The block diagram of the SSP module, when in SPI mode (Figure 9-1), shows that the SSPSR is not directly readable or writable, and can only be accessed from addressing the SSPBUF register. Additionally, the SSP status register (SSPSTAT) indicates the various status conditions.

FIGURE 9-1:

#### SSP BLOCK DIAGRAM (SPI MODE)



## FIGURE 9-19: OPERATION OF THE I<sup>2</sup>C MODULE IN IDLE\_MODE, RCV\_MODE OR XMIT\_MODE

IDLE MODE (7-bit)		
if (Addr. match)	{	Set interrunt
in (/ tadi_inatony	ι	if $(R/W - 1)$ / Send $\overline{ACK} = 0$
		set XMIT MODE:
		$\int \int \frac{1}{10000000000000000000000000000000000$
	۱	else il $(N/W = 0)$ set $RCV_NODE$ ,
BCV MODE:	}	
	POV = 1	
II ((33FB0F = Full) OK (33I)	- O V = 1))	
	v, mowledge:	
	inowieuge,	
) olso ( transfor S		CDDI IE.
send ACK		
i seria Aora	- 0,	
} Receive 8 bits in SSRSP:		
Set interrupt:		
While ((SSPBLIE – Empty) A		O)) Hold SCL Low:
Send byte:		()) Hold SCE Edw,
Set interrupt:		
if $(\overline{ACK} \text{ Received} = 1)$	ſ	End of transmission:
	ı	Go back to IDLE. MODE:
	١	of back to the
else if $(\overline{ACK} \text{ Received} = 0)$	Go back t	
IDLE MODE (10-Bit):	CO DUON I	, , , , , , , , , , , , , , , , , , ,
If (High byte addr match A		0))
		CH = FALSE
Set interru	nt.	511 - 17(EOE,
if ((SSPBI	IF – Full) (	R((SSPOV = 1))
	Set S	SPOV <sup>.</sup>
L L	Do no	t acknowledge:
3	Done	, automotigo,
else {	Set U	A = 1 <sup>.</sup>
	Send	$\frac{1}{ACK} = 0$
	While	(SSPADD not updated) Hold SCL low:
	Clear	IIA = 0
	Recei	ve Low addr byte:
	Set in	terrupt.
	Set U	A = 1:
	If (Lov	v byte addr match)
		{ PRIOR ADDR MATCH = TRUE:
		Send $\overline{ACK} = 0$ ;
		while (SSPADD not updated) Hold SCL low;
		Clear UA = 0;
		Set RCV_MODE;
		}
}		
}		
else if (High_byte_addr_mat	ch AND (R	<i>√₩</i> = 1))
{ if (PRIOR_	_ADDR_M	ATCH)
{	send	$\overline{ACK} = 0;$
	set XI	/IT_MODE;
}		
else PRIOR_ADD	R_MATCH	= FALSE;
}		

### 10.3 Configuring Analog Port Pins

The ADCON1 and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<2:0> bits and the TRIS bits.

- Note 1: When reading the port register, any pin configured as an analog input channel will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
  - 2: Analog levels on any pin that is defined as a digital input (including the AN<4:0> pins), may cause the input buffer to consume current that is out of the device specifications.

### 10.4 A/D Conversions

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started. After this, the GO/DONE bit can be set to start the conversion.

In Figure 10-3, after the GO bit is set, the first time segment has a minimum of TCY and a maximum of TAD.

**Note:** The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

#### FIGURE 10-3: A/D CONVERSION TAD CYCLES



#### 10.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 10-4 shows the operation of the A/D result justification. The extra bits are loaded with '0's'. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

## 11.0 LCD MODULE

The LCD module generates the timing control to drive a static or multiplexed LCD panel, with support for up to 32 segments multiplexed with up to four commons. It also provides control of the LCD pixel data.

The interface to the module consists of 3 control registers (LCDCON, LCDSE, and LCDPS), used to define the timing requirements of the LCD panel and up to 16 LCD data registers (LCD00-LCD15) that represent the array of the pixel data. In normal operation, the control registers are configured to match the LCD panel being used. Primarily, the initialization information consists of selecting the number of commons required by the LCD panel, and then specifying the LCD frame clock rate to be used by the panel.

Once the module is initialized for the LCD panel, the individual bits of the LCD data registers are cleared/set to represent a clear/dark pixel, respectively.

Once the module is configured, the LCDEN (LCDCON<7>) bit is used to enable or disable the LCD module. The LCD panel can also operate during SLEEP by clearing the SLPEN (LCDCON<6>) bit.

Figure 11-2 through Figure 11-5 provides waveforms for static, half-duty cycle, one-third-duty cycle, and quarter-duty cycle drives.

#### REGISTER 11-1: LCDCON REGISTER (ADDRESS 10Fh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	LCDEN	SLPEN	WERR	BIAS	CS1	CS0	LMUX1	LMUX0			
	bit 7							bit 0			
bit 7	LCDEN: M	odule Drive	Enable bit								
	1 = LCD dr 0 = LCD dr	ive enabled ive disabled									
bit 6	<b>SLPEN</b> : LCD Display Enabled to SLEEP bit 1 = LCD module will stop driving in SLEEP 0 = LCD module will continue driving in SLEEP										
bit 5	<b>WERR:</b> Wr 1 = System 0 = No erro	ite Failed Er tried to writ	rror bit te LCDD reg	gister during	disallowed	time. (Must I	be reset in s	oftware.)			
bit 4	BIAS: Bias 0 = Interna 1 = Interna	<b>BIAS</b> : Bias Generator Enable bit 0 = Internal bias generator powered down, bias is expected to be provided externally 1 = Internal bias generator enabled, powered up									
bit 3-2	<b>CS&lt;1:0&gt;:</b> (	CS<1:0>: Clock Source bits									
	01 = T1Ck 1x = Interr	(I (Timer1) nal RC oscill	ator								
bit 1-0	LMUX<1:0>: Common Selection bits										
	Specifies the number of commons 00 = Static(COM0) 01 = 1/2 (COM0, 1) 10 = 1/3 (COM0, 1, 2) 11 = 1/4 (COM0, 1, 2, 3)										
	Legend:										
	R = Reada	ble bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'			
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is ι	Inknown			

### 11.3 Pixel Control

#### 11.3.1 LCDD (PIXEL DATA) REGISTERS

The pixel registers contain bits which define the state of each pixel. Each bit defines one unique pixel.

Table 11-4 shows the correlation of each bit in the LCDD registers to the respective common and segment signals.

Any LCD pixel location not being used for display can be used as general purpose RAM.

#### REGISTER 11-3: GENERIC LCDD REGISTER LAYOUT

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SEGs  |
| COMc  |
| bit 7 |       |       |       |       |       |       | bit 0 |

bit 7-0

SEGsCOMc: Pixel Data bit for Segment S and Common C

1 = Pixel on (dark)

0 = Pixel off (clear)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 11.6 Configuring the LCD Module

The following is the sequence of steps to follow to configure the LCD module.

- 1. Select the frame clock prescale using bits LP3:LP0 (LCDPS<3:0>).
- 2. Configure the appropriate pins to function as segment drivers using the LCDSE register.
- 3. Configure the LCD module for the following using the LCDCON register:
  - Multiplex mode and Bias, bits LMUX1:LMUX0
  - Timing source, bits CS1:CS0
  - Voltage generation, bit VGEN
  - SLEEP mode, bit SLPEN

- 4. Write initial values to pixel data registers, LCDD00 through LCDD15.
- 5. Clear LCD interrupt flag, LCDIF (PIR1<7>), and if desired, enable the interrupt by setting bit LCDIE (PIE1<7>).
- Enable the LCD module, by setting bit LCDEN (LCDCON<7>).

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	LCDIF	ADIF	—	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	00 0000	00 0000
8Ch	PIE1	LCDIE	ADIE	—	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	00 0000	00 0000
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
110h	LCDD00	SEG07 COM0	SEG06 COM0	SEG05 COM0	SEG04 COM0	SEG03 COM0	SEG02 COM0	SEG01 COM0	SEG00 COM0	xxxx xxxx	uuuu uuuu
111h	LCDD01	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG09 COM0	SEG08 COM0	xxxx xxxx	uuuu uuuu
112h	LCDD02	SEG23 COM0	SEG22 COM0	SEG21 COM0	SEG20 COM0	SEG19 COM0	SEG18 COM0	SEG17 COM0	SEG16 COM0	xxxx xxxx	uuuu uuuu
113h	LCDD03	SEG31 COM0	SEG30 COM0	SEG29 COM0	SEG28 COM0	SEG27 COM0	SEG26 COM0	SEG25 COM0	SEG24 COM0	xxxx xxxx	uuuu uuuu
114h	LCDD04	SEG07 COM1	SEG06 COM1	SEG05 COM1	SEG04 COM1	SEG03 COM1	SEG02 COM1	SEG01 COM1	SEG00 COM1	xxxx xxxx	uuuu uuuu
115h	LCDD05	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG09 COM1	SEG08 COM1	xxxx xxxx	uuuu uuuu
116h	LCDD06	SEG23 COM1	SEG22 COM1	SEG21 COM1	SEG20 COM1	SEG19 COM1	SEG18 COM1	SEG17 COM1	SEG16 COM1	xxxx xxxx	uuuu uuuu
117h	LCDD07	SEG31 COM1 <sup>(1)</sup>	SEG30 COM1	SEG29 COM1	SEG28 COM1	SEG27 COM1	SEG26 COM1	SEG25 COM1	SEG24 COM1	xxxx xxxx	uuuu uuuu
118h	LCDD08	SEG07 COM2	SEG06 COM2	SEG05 COM2	SEG04 COM2	SEG03 COM2	SEG02 COM2	SEG01 COM2	SEG00 COM2	xxxx xxxx	uuuu uuuu
119h	LCDD09	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG09 COM2	SEG08 COM2	xxxx xxxx	uuuu uuuu
11Ah	LCDD10	SEG23 COM2	SEG22 COM2	SEG21 COM2	SEG20 COM2	SEG19 COM2	SEG18 COM2	SEG17 COM2	SEG16 COM2	xxxx xxxx	uuuu uuuu
11Bh	LCDD11	SEG31 COM2 <sup>(1)</sup>	SEG30 COM2 <sup>(1)</sup>	SEG29 COM2	SEG28 COM2	SEG27 COM2	SEG26 COM2	SEG25 COM2	SEG24 COM2	xxxx xxxx	uuuu uuuu
11Ch	LCDD12	SEG07 COM3	SEG06 COM3	SEG05 COM3	SEG04 COM3	SEG03 COM3	SEG02 COM3	SEG01 COM3	SEG00 COM3	xxxx xxxx	uuuu uuuu
11Dh	LCDD13	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG09 COM3	SEG08 COM3	xxxx xxxx	uuuu uuuu
11Eh	LCDD14	SEG23 COM3	SEG22 COM3	SEG21 COM3	SEG20 COM3	SEG19 COM3	SEG18 COM3	SEG17 COM3	SEG16 COM3	xxxx xxxx	uuuu uuuu
11Fh	LCDD15	SEG31 COM3 <sup>(1)</sup>	SEG30 COM3 <sup>(1)</sup>	SEG29 COM3 <sup>(1)</sup>	SEG28 COM3	SEG27 COM3	SEG26 COM3	SEG25 COM3	SEG24 COM3	xxxx xxxx	uuuu uuuu
10Dh	LCDSE	SE29	SE27	SE20	SE16	SE12	SE9	SE5	SE0	1111 1111	1111 1111
10Eh	LCDPS	_	_	_	_	LP3	LP2	LP1	LP0	0000	0000
10Fh	I CDCON	I CDEN	SI PEN	_	VGEN	CS1	CS0	I MUX1	I MUXO	00-0 0000	00-0 0000

#### TABLE 11-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE LCD MODULE

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the LCD module.

Note 1: These pixels do not display, but can be used as general purpose RAM.

## 12.2 Oscillator Configurations

#### 12.2.1 OSCILLATOR TYPES

The PIC16CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

## 12.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP, or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 12-1). The PIC16CXXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP, or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 12-2).

#### FIGURE 12-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)



#### FIGURE 12-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC



#### TABLE 12-1: CERAMIC RESONATORS

Ranges Tested:							
Mode	Freq.	C1	RC21				
	455 kHz	687 100 pE	68 - 100 pF				
XT	2.0 MH2 \	(\  <b> 1</b> 5\}68`pF	15 - 68 pF				
(	4.0 MHz	15 - 68 pF	15 - 68 pF				
THS C	80 MHz	10 - 68 pF	10 - 68 pF				
These values are for design guidance only							

See notes following Table 12-2.

## TABLE 12-2:CAPACITOR SELECTION FOR<br/>CRYSTAL OSCILLATOR

Osc Type	Crystal Freq.	Cap. Range C1	Cap. Range C2			
ID	32 kHz	33 pF	33.pf			
LI	200 kHz	15 pF	HttpH			
	200 kHz	47-68 pt	≫47-68 pF			
XT	_1 MHz[]	NU5pF	15 pF			
	AMHZ	15 pF	15 pF			
RA	4 MHz	15 pF	15 pF			
പ്രാ	8 MHz	15-33 pF	15-33 pF			
These values are for design guidance only						

These values are for design guidance only. See notes following this table.

## Note 1: Recommended ranges of C1 and C2 are depicted in Table 12-1.

- 2: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
- 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- **4:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.

## PIC16C925/926



## FIGURE 12-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



## FIGURE 12-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)





- 3: CLKOUT is available only in RC oscillator mode.
- 4: For minimum width of INT pulse, refer to AC specs.
- 5: INTF can be set any time during the Q4-Q1 cycles.

#### 12.5.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION\_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit, GIE, decides whether or not the processor branches to the interrupt vector following wake-up. See Section 12.8 for details on SLEEP mode.

#### 12.5.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set flag bit, TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>) (Section 5.0).

#### 12.5.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<4>) (Section 4.2).

# PIC16C925/926

CLRF	Clear f				
Syntax:	[label] (	CLRF f	:		
Operands:	$0 \le f \le 12$	7			
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$				
Status Affected:	Z				
Encoding:	00	0001	lfff	ffff	
Description:	The contents of register 'f' are cleared and the Z bit is set.				
Words:	1				
Cycles:	1				
Q Cycle Activity:	Q1	Q2	Q3	Q4	
	Decode	Read register ˈfˈ	Process data	Write register 'f'	
Example	CLRF	FLAG_RE	G		
Before Instruct FLAG_RE	tion: EG = 0	x5A			
After Instruction: $FLAG_REG = 0x00$ Z = 1					

CLRW	Clear W						
Syntax:	[ label ]	CLRW					
Operands:	None						
Operation:	$00h \rightarrow (V 1 \rightarrow Z$	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$					
Status Affected:	Z						
Encoding:	0 0	0001	0xxx	xxxx			
Description:	W registe set.	W register is cleared. Zero bit (Z) is set.					
Words:	1						
Cycles:	1						
Q Cycle Activity:	Q1	Q2	Q3	Q4			
	Decode	No Operation	Process data	Write to W			
Example	CLRW						
Defere Instruction.							

Before Instruction:						
W	=	0x5A				
After Instruction:						
W	=	0x00				
Z	=	1				

REG1 = 1110 0110 W = 1100 1100

= 1

С

RETURN	Return from Subroutine	RLF	Rotate L	eft f thro	ough Car	ry
Syntax:	[label] RETURN	Syntax:	[ label ]	RLF f	[,d]	
Operands:	None	Operands:	$0 \le f \le 12$	27		
Operation:	$TOS \rightarrow PC$	Oranatiana	u ∈ [0,1]		-1	
Status Affected:	None	Operation:	See desc	cription b	elow	
Encoding:	00 0000 0000 1000	Status Affected:	С	1		
Description:	Return from subroutine. The stack is	Encoding:	00	1101	dfff	ffff
·	POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.	Description:	The conte one bit to Flag. If 'd	ents of re the left t ' is 0, the	gister 'f' a hrough th result is	re rotated e Carry placed in
Words:	1		the vv reg	gister. If (	d' IS 1, the	e result is
Cycles:	2				Dogiotor f	
Q Cycle Activity:	Q1 Q2 Q3 Q4				Register i	
1st Cycle	Decode No No Pop from Operation Operation the Stack	Words: Cycles:	1 1			
2nd Cycle	NoNoNoOperationOperationOperation	Q Cycle Activity:	Q1	Q2	Q3	Q4
Example	RETURN		Decode	Read register 'f'	Process data	Write to destination
After Interrup	t					
PC =	TOS	Example	RLF	REC	G1,0	
		Before Instruc REG1 = C =	tion: = 1110 = 0	0110		
		After Instruction	on:			

## 16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and Tables are not available at this time.

## Package Marking Information (Continued)

68-Lead CERQUAD Windowed

Example



## APPENDIX C: CONVERSION CONSIDERATIONS

Considerations for converting to the devices listed in this data sheet from previous device types are summarized in Table C-1.

TABLE C-1:	ONVERSION ONSIDERATIO	NS

Feature	PIC16C923/ 924	PIC16C925/ 926
Operating Frequency	DC - 8 MHz	DC - 20 MHz
EPROM Program Memory (words)	4K	4K (925) 8K (926)
Data Memory (bytes)	176	176 (925) 336 (926)
A/D Converter Resolution	8-bit (924 only)	10-bit
A/D Converter Channels	none (923) 5 (924)	5
Interrupt Sources	8 (923) 9 (924)	9
Brown-out Reset	No	Yes

## PIC16C925/926

Code Protection	97, 112
Compare Mode (CCP)	
Associated Registers	58
Block Diagram	55
Pin Configuration	55
Software Interrupt Mode	
Special Event Trigger	
Timer1 Mode	55
Computed GOTO	
Configuration Bits	
Configuration Word	

## n

D	
DC and AC Characteristics Graphs and Tables	
DC bit	
Development Support	
Device DC Characteristics	141–145
LC Devices	144
Direct Addressing	
r r	
E	
Errata	4
F	
ESP Degister	26
Laitialization States	
	104
G	
GIF bit	107
-	
1	
I/O Programming Considerations	
Read-Modify-Write Example	
l <sup>2</sup> C	
Addressing I <sup>2</sup> C Devices	66
Arbitration	68
BF	70, 71
СКР	71
Clock Synchronization	68
Combined Format	67
Initiating and Terminating Data Transfer	65
Master-Receiver Sequence	67
Master-Transmitter Sequence	67
Multi-Master	68
Overview	65
START	65
STOP	65, 66
Transfer Acknowledge	
ICEPIC In-Circuit Emulator	134
IDLE_MODE	73
In-Circuit Serial Programming	97, 112
INDF Register	
Initialization States	
Indirect Addressing	
Instruction Cycle	9
Instruction Flow/Pipelining	9
Instruction Format	
Instruction Set	
ADDLW	

BSE 117
BTESC 117
BTESS 118
CALL 118
CI RE 119
CLRW 110
CLRWDT 120
COME 120
DECE 121
DECF
DEGF32
GOTO
INCE 122
INCF32
IORLW
10RWF
MOVF
MOVLW
MOVWF
NOP
OPTION
REIFIE
RETLW
RETURN 127
RLF 127
RRF
SLEEP 128
SUBLW 129
SUBWF 129
SWAPF 130
TRIS
XORLW131
XORWF
Instruction Set Summary 113–131
INT Interrupt 108
INTCON Register 21, 107
Initialization States 104
Inter-Integrated Circuit (I <sup>2</sup> C). See I <sup>2</sup> C.
Internal Sampling Switch (Rss) Impedence78
Interrupt Flag
Interrupts
RB7:RB4 Port Change31
IRP bit
V
V .

## Κ

KEELOQ Evaluation and Programming Tools ...... 136

#### L .

LCD Module	
Associated Registers	96
Block Diagram	84
Charge Pump	95
Block Diagram	95
Electrical Specifications	145
External R-Ladder	95
Block Diagram	95
Generic LCDD Register	92
LCDCON Register	83
LCDPS Register	84
LCDSE Register	
Register Initialization States	105
Voltage Generation	95
Loading PC Register (Diagram)	25