



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	336 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc926-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.3 Special Function Registers

The Special Function Registers (SFRs) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. The special function registers can be classified into two sets, core and peripheral. Those registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Details on page
Bank 0											
00h	INDF	Addressing	Addressing this location uses contents of FSR to address data memory (not a physical register)								26
01h	TMR0	Timer0 Mod	ule Register							xxxx xxxx	41
02h	PCL	Program Co	ounter (PC) L	east Signific	ant Byte					0000 0000	25
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	19
04h	FSR	Indirect Data	a Memory Ac	ddress Pointe	er					XXXX XXXX	26
05h	PORTA	—	—	PORTA Dat	a Latch whe	n written: PO	RTA pins wh	en read		0x 0000	29
06h	PORTB	PORTB Dat	a Latch whe	n written: PO	RTB pins wh	en read				XXXX XXXX	31
07h	PORTC	—	_	PORTC Da	ta Latch whe	n written: PO	RTC pins wh	en read		xx xxxx	33
08h	PORTD	PORTD Dat	a Latch whe	n written: PC	RTD pins wh	en read				0000 0000	34
09h	PORTE	PORTE pins	s when read							0000 0000	36
0Ah	PCLATH	_	—	_	Write Buffer	for the uppe	r 5 bits of the	Program Co	ounter	0 0000	25
0Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	21
0Ch	PIR1	LCDIF	ADIF	—	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	00 0000	23
0Dh	_	Unimplemen	Unimplemented								_
0Eh	TMR1L	Holding regi	Holding register for the Least Significant Byte of the 16-bit TMR1 Register							XXXX XXXX	47
0Fh	TMR1H	Holding regi	ister for the N	Aost Significa	ant Byte of th	e 16-bit TMR	1 Register			XXXX XXXX	47
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	47
11h	TMR2	Timer2 Mod	ule Register							0000 0000	51
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	52
13h	SSPBUF	Synchronou	s Serial Port	Receive But	fer/Transmit	Register				XXXX XXXX	64, 72
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	60
15h	CCPR1L	Capture/Co	mpare/PWM	Register (LS	iB)					XXXX XXXX	58
16h	CCPR1H	Capture/Co	mpare/PWM	Register (MS	SB)					XXXX XXXX	58
17h	CCP1CON	-	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	53
18h	_	Unimplemen	nted							—	_
19h	_	Unimplemen	nted							—	_
1Ah	-	Unimplemen	nted							—	-
1Bh	_	Unimplemen	nted							—	-
1Ch	—	Unimpleme	nted							—	—
1Dh	_	Unimplemen	nted							_	—
1Eh	ADRESH	A/D Result	Register High	า						xxxx xxxx	80, 81
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 0000	75

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: These pixels do not display, but can be used as general purpose RAM.

2.3.1 STATUS REGISTER

The STATUS register, shown in Register 2-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as $000u \ u1uu$ (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

Note: The <u>C and DC</u> bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x				
	IRP	RP1	RP0	TO	PD	Z	DC	C				
	bit 7	·						bit 0				
bit 7	IRP: Regis	ster Bank Sel	lect bit (used	d for indirect	addressing))						
	1 = Bank 2 0 = Bank (1 = Bank 2, 3 (100n - 1FFn) 0 = Bank 0, 1 (00h - FFh)										
bit 6-5	RP1:RP0:	Register Ba	nk Select bit	s (used for	direct addre	ssing)						
	11 = Bank 3 (180h - 1FFh) 10 = Bank 2 (100h - 17Fh) 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh)											
bit 4	TO: Time-	out bit										
	1 = After p 0 = A WD	ower-up, CL T time-out oc	RWDT instruc curred	ction, or SLE	EP instruction	on						
bit 3	PD: Powe	PD: Power-down bit										
	1 = After p 0 = By exe	ower-up or b ecution of the	y the CLRWI SLEEP inst	DT instructio	'n							
bit 2	Z: Zero bit											
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero 											
bit 1	DC : <u>Digit carry/borrow</u> bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed)											
	1 = A carry 0 = No car	y-out from the ry-out from t	e 4th low oro he 4th low o	der bit of the order bit of th	eresult occu re result	irred						
bit 0	C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed)											
	1 = A carry 0 = No car	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 										
	Note: A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.											
	Legend:											

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.3.2 OPTION REGISTER

The OPTION register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT pin interrupt, TMR0, and the weak pull-ups on PORTB. **Note:** To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2: OPTION REGISTER (ADDRESS 81h, 181h)

2 PS1	PS0 bit 0			
	bit 0			
Bit Value TMR0 Rate WDT Rate				
nted bit, read as	s 'O'			
ed x = Bit is	unknown			
	nted bit, read as ad x = Bit is			

4.4 PORTD and TRISD Registers

PORTD is an 8-bit port with Schmitt Trigger input buffers. The first five pins are configurable as general purpose I/O pins or LCD segment drivers. Pins RD5, RD6 and RD7 can be digital inputs, or LCD segment, or common drivers.

TRISD controls the direction of pins RD0 through RD4 when PORTD is configured as a digital port.

- Note 1: On a Power-on Reset, these pins are configured as LCD segment drivers.
 - 2: To configure the pins as a digital port, the corresponding bits in the LCDSE register must be cleared. Any bit set in the LCDSE register overrides any bit settings in the corresponding TRIS register.

FXAMPI F 4-4·	INITIAL IZING PORTD

BCF	STATUS, RPO	;Select Bank2
BSF	STATUS, RP1	;
BCF	LCDSE, SE29	;Make RD<7:5> digital
BCF	LCDSE, SE0	;Make RD<4:0> digital
BSF	STATUS, RPO	;Select Bank1
BCF	STATUS, RP1	;
MOVLW	0xE0	;Make RD<4:0> outputs
MOVWF	TRISD	;Make RD<7:5> inputs



PORTD <4:0> BLOCK DIAGRAM



FIGURE 4-7: PORTD<7:5> BLOCK DIAGRAM



4.8 I/O Programming Considerations

4.8.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the contents of the data latch may now be unknown.

Reading the port register reads the values of the port pins. Writing to the port register, writes the value to the port latch. When using read-modify-write instructions (e.g. BCF, BSF) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 4-8 shows the effect of two sequential read-modify-write instructions on an I/O port. A pin actively outputting a Low or High should not be driven from external devices at the same time, in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

EXAMPLE 4-8: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

<pre>;Initial PORT setti ; ;PORTB<7:6> have ex; not connected to contend to c</pre>	ngs: PORTB<7: PORTB<3: ternal pull-u other circuitr	4> Inputs 0> Outputs ps and are Y
;;;	PORT latch	PORT pins
BCF PORTB, 7 ; BCF PORTB, 6 ; BCF STATUS, RP1 ; BSF STATUS, RP0 ; BCF TRISB, 7 ;	<pre>01pp pppp 10pp pppp Select Bank1 10pp pppp</pre>	11pp pppp 11pp pppp
BCF TRISB, 6 ; ; ;Note that the user ;pin values to be (;caused RB7 to be] ;(high).	10pp pppp may have exp 00pp ppp. The atched as the	10pp pppp ected the 2nd BCF pin value

4.8.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 4-10). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU, rather than the new state. When in doubt, it is better to separate these instructions with a NOP, or another instruction not accessing this I/O port.



FIGURE 4-10: SUCCESSIVE I/O OPERATION

NOTES:

8.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register, or as a PWM master/slave duty cycle register. Table 8-1 shows the timer resources used by the CCP module.

The Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All three are readable and writable. Register 8-1 shows the CCP1CON register.

For use of the CCP module, refer to the *Embedded Control Handbook*, "Using the CCP Modules" (AN594).

TABLE 8-1:CCP MODE - TIMER
RESOURCE

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2
Compare PWM	Timer1 Timer2

REGISTER 8-1: CCP1CON REGISTER (ADDRESS 17h)

•										
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0		
	bit 7							bit 0		
	Unimpleme	ented: Read	d as '0'							
	CCP1X:CC	P1Y: PWM	Least Signit	ficant bits						
	<u>Capture mo</u> Unused	ode:								
	<u>Compare mode:</u> Unused									
	PWM mode:									
	These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.									
	CCP1M3:C	CP1M0: CC	CP1 Mode S	elect bits						
	0000 = Ca p	oture/Comp	are/PWM di	sabled (rese	ets CCP1 mo	odule)				
	0100 = Cap	oture mode,	every falling	g edge						
	0101 = Cap	pture mode,	every rising	g edge						
	0110 = Cap	0110 = Capture mode, every 4th rising edge								
	0111 = Capture mode, every 16th rising edge 1000 - Compare mode, set output on match (bit CCP1IE is set)									
	1001 = Compare mode, set output on match (bit CCP11F is set)									
	1010 = Compare mode, generate software interrupt-on-match (bit CCP1IF is set, CCP1 pin is unaffected)									
	1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP1 resets TMR1)									
	11xx = PW	M mode								
	Legend:									
	R = Readat	ole bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'		
	- n – Value	at POR	'1' – B	it is set	'0' – Bit i	s cleared	v – Bit is u	nknown		

8.3 PWM Mode

In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 8-3 shows a simplified block diagram of the CCP module in PWM mode.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 8.3.3.

FIGURE 8-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 8-4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).





8.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period =
$$[(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 prescale value)$$

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (Section 7.0) is not
	used in the determination of the PWM fre-
	quency. The postscaler could be used to
	have a servo update rate at a different fre-
	quency than the PWM output.

8.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available; the CCPR1L contains the eight MSbs and CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

```
PWM duty cycle = (CCPR1L:CCP1CON<5:4>) •
Tosc • (TMR2 prescale value)
```

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock, or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

PWM Resolution (max) =
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode (SSPCON<3:0> = 04h) and the TRISA<5> bit must be set for the Synchronous Slave mode to be enabled. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.

Note 1: When the SPI is in Slave mode with SS pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the SS pin is set to VDD.

> 2: If the SPI is used in Slave mode with CKE = '1', then the SS pin control must be enabled.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.



FIGURE 9-4: SPI MODE TIMING (SLAVE MODE WITH CKE = 0)







TABLE 9-1:	REGISTERS ASSOCIATED WITH SPI OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	LCDIF	ADIF	—	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	00 0000	00 0000
8Ch	PIE1	LCDIE	ADIE	—	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	00 0000	00 0000
13h	SSPBUF	Synchro	nous Ser	ial Port Re	ceive Buff		xxxx xxxx	uuuu uuuu			
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
85h	TRISA		—	PORTA D	PORTA Data Direction Control Register						11 1111
87h	TRISC		—	PORTC D	PORTC Data Direction Control Register						11 1111
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.

The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins/voltage reference/ and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set PEIE bit
 - Set GIE bit

- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared (interrupts disabled)

OR

- Waiting for the A/D interrupt
- 6. Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.



FIGURE 10-1: A/D BLOCK DIAGRAM

10.3 Configuring Analog Port Pins

The ADCON1 and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<2:0> bits and the TRIS bits.

- Note 1: When reading the port register, any pin configured as an analog input channel will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN<4:0> pins), may cause the input buffer to consume current that is out of the device specifications.

10.4 A/D Conversions

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started. After this, the GO/DONE bit can be set to start the conversion.

In Figure 10-3, after the GO bit is set, the first time segment has a minimum of TCY and a maximum of TAD.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

FIGURE 10-3: A/D CONVERSION TAD CYCLES



10.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 10-4 shows the operation of the A/D result justification. The extra bits are loaded with '0's'. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

11.0 LCD MODULE

The LCD module generates the timing control to drive a static or multiplexed LCD panel, with support for up to 32 segments multiplexed with up to four commons. It also provides control of the LCD pixel data.

The interface to the module consists of 3 control registers (LCDCON, LCDSE, and LCDPS), used to define the timing requirements of the LCD panel and up to 16 LCD data registers (LCD00-LCD15) that represent the array of the pixel data. In normal operation, the control registers are configured to match the LCD panel being used. Primarily, the initialization information consists of selecting the number of commons required by the LCD panel, and then specifying the LCD frame clock rate to be used by the panel.

Once the module is initialized for the LCD panel, the individual bits of the LCD data registers are cleared/set to represent a clear/dark pixel, respectively.

Once the module is configured, the LCDEN (LCDCON<7>) bit is used to enable or disable the LCD module. The LCD panel can also operate during SLEEP by clearing the SLPEN (LCDCON<6>) bit.

Figure 11-2 through Figure 11-5 provides waveforms for static, half-duty cycle, one-third-duty cycle, and quarter-duty cycle drives.

REGISTER 11-1: LCDCON REGISTER (ADDRESS 10Fh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	LCDEN	SLPEN	WERR	BIAS	CS1	CS0	LMUX1	LMUX0		
	bit 7							bit 0		
bit 7	LCDEN: M	odule Drive	Enable bit							
	1 = LCD dr 0 = LCD dr	ive disabled	l							
bit 6	SLPEN : LCD Display Enabled to SLEEP bit 1 = LCD module will stop driving in SLEEP 0 = LCD module will continue driving in SLEEP									
bit 5	WERR: Write Failed Error bit 1 = System tried to write LCDD register during disallowed time. (Must be reset in software.) 0 = No error									
bit 4	BIAS: Bias 0 = Interna 1 = Interna	Generator I I bias genera I bias genera	Enable bit ator powere ator enabled	d down, bias d, powered ι	s is expecte	d to be provi	ided externa	ally		
bit 3-2	CS<1:0>: Clock Source bits 00 = FOSC/256 01 = T1CKI (Timer1) 1x = Internal BC oscillator									
bit 1-0	LMUX<1:0>: Common Selection bits Specifies the number of commons 00 = Static(COM0) 01 = 1/2 (COM0, 1) 10 = 1/3 (COM0, 1, 2) 11 = 1/4 (COM0, 1, 2, 3)									
	Legend:	bla bit	10/ - 10	/ritabla bit	11_110	alomontod	hit road as	·(\)'		
	- n = Value	at POR	vv = vv '1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	unknown		

11.5 Voltage Generation

There are two methods for LCD voltage generation: internal charge pump, or external resistor ladder.

11.5.1 CHARGE PUMP

The LCD charge pump is shown in Figure 11-9. The 1.0V - 2.3V regulator will establish a stable base voltage from the varying battery voltage. This regulator is adjustable through the range by connecting a variable external resistor from VLCDADJ to ground. The potentiometer provides contrast adjustment for the LCD. This base voltage is connected to VLCD1 on the charge

pump. The charge pump boosts VLCD1 into VLCD2 = 2*VLCD1 and VLCD3 = 3*VLCD1. When the charge pump is not operating, Vlcd3 will be internally tied to VDD. See the Electrical Specifications section for charge pump capacitor and potentiometer values.

11.5.2 EXTERNAL R-LADDER

The LCD module can also use an external resistor ladder (R-Ladder) to generate the LCD voltages. Figure 11-9 shows external connections for static and 1/3 bias. The VGEN (LCDCON<4>) bit must be cleared to use an external R-Ladder.

ADDLW	Add Literal and W					
Syntax:	[<i>label</i>] ADDLW k					
Operands:	$0 \le k \le 255$					
Operation:	$(W) + k \to (W)$					
Status Affected:	C, DC, Z					
Encoding:	11 111x kkkk kkkk					
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.					
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1 Q2 Q3 Q4					
	Decode Read Process Write to literal 'k' data W	0				
Example:	ADDLW 0x15					
Before Instruction: W = 0x10						
After Instruction: W = 0x25						

13.1 Instruction Descriptions

ADDWF	Add W ar	nd f					
Syntax:	[label] Al	[<i>label</i>] ADDWF f [,d]					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$						
Operation:	(W) + (f) -	→ (destir	ation)				
Status Affected:	C, DC, Z						
Encoding:	0 0	0111	dfff	ffff			
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.						
Words:	1						
Cycles:	1						
Q Cycle Activity:	Q1	Q2	Q3	Q4			
	Decode r	Read egister 'f'	Process data	Write to destination			
Example	ADDWF F	'SR,	0				
Before Instruc	Before Instruction:						
W = FSR =	= 0x17 = 0xC2						
After Instructio	on: = 0xD9						

W = 0xD9FSR = 0xC2

RRF	Rotate Right f through Carry							
Syntax:	[label]	RRF f	[,d]				
Operands:	0	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$						
Operation:	S	See description below						
Status Affected:	C	С						
Encoding:		00	1100	dfff	ffff			
Words:	c F tl p	one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.						
Cycles:	1							
Q Cycle Activity:	_	Q1	Q2	Q3	Q4			
		Decode	Read register 'f'	Process data	Write to destination			
Example	R	RF		REG1,0				
Before Instru REG1 C After Instructi	ctic = = on	on: 1110 0	0110					
REG1	=	1110	0110					
W C	=	0111 0	0011					
С	=	0						

SLEEP

Syntax:	[label] SLEEP							
Operands:	None							
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$							
Status Affected:	TO, PD							
Encoding:	00	0000	0110	0011				
Description:	The power-down status bit, <u>PD</u> is cleared. Time-out status bit, <u>TO</u> is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 12.8 for more details							
Words:	1							
Cycles:	1							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	No Operation	No Operation	Go to Sleep				
Example:	SLEEP							

FIGURE 15-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS

Param No.	Symbol	Characteristic		ic	Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High P	ulse Width	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet
				With Prescaler	10	—	—	ns	parameter 42
41	Tt0L	T0CKI Low Pu	ulse Width	No Prescaler	0.5TCY + 20	—		ns	Must also meet
				With Prescaler	10		H	∕ns	parameter 42
42	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	\mathbb{N}	+	ns	
				With Prescaler	Greater of:		$\bigvee \rightarrow$	ns	N = prescale value
					20 pr TCX + 40 N				(2, 4,, 256)
45	Tt1H	T1CKI High	Synchronous, P	$\operatorname{Prescaler}(A) = A A A A A A A A A A A A A A A A A A$	0.5Tcy + 20	—		ns	Must also meet
		Time	Synchronous,	PIC16 C 925(926	15	—	-	ns	parameter 47
			Prescaler = 2,4,8	PIC16LC925/926	25	-	_	ns	
			Asynchronous	PIC16 C 925/926	30	-	—	ns	
) $\left(- \right)$		PIC16 LC 925/926	50	-		ns	
46	Tt1L	ſT1CKI Low	Šynchronous, P	Prescaler = 1	0.5TCY + 20	—		ns	
		Time	Synchronous, Prescaler = 2,4,8	PIC16 C 925/926	15	—	—	ns	
				PIC16 LC 925/926	25	-	—	ns	Must also meet parameter 47
			Asynchronous	PIC16 C 925/926	30	—	Ι	ns	
				PIC16 LC 925/926	50	—	Ι	ns	
47	Tt1P	T1CKI Input Period	Synchronous	PIC16 C 925/926	Greater of: 30 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value (1, 2, 4, 8)
				PIC16 LC 925/926	Greater of: 50 or <u>Tcy + 40</u> N				N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16 C 925/926	60	—	—	ns	
				PIC16 LC 925/926	100	—	Ι	ns	
	Ft1	Timer1 oscilla (oscillator ena	tor input frequen bled by setting b	DC	-	200	kHz		
48	TCKEZtmr1	Delay from ex	ternal clock edge	e to timer increment	2Tosc	—	7Tosc	—	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-11: SPI MASTER MODE TIMING (CKE = 1)

FIGURE 15-10: SPI MASTER MODE TIMING (CKE = 0)

TABLE 15-12: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Charac	Min	Тур†	Мах	Units	Conditions	
130	TAD	A/D clock period	PIC16 C 925/926	1.6	—	—	μs	Tosc based, VREF \geq 3.0V
			PIC16LC925/926	3.0	_	—	μS	Tosc based, VREF $\ge 2.0V$
			PIC16 C 925/926	2.0	4.0	6.0	H8	A/D RC Mode
			PIC16LC925/926	3.0	6.0	9.0	βµs	A/D RC Mode
131	TCNV	Conversion time (not (Note 1)	—	-		TAD		
132	TACQ	Acquisition time		(Note 2)	49	-	μs μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5 mV @ 5.12V) from the last sam- pled voltage (as stated on CHOLD).
134	TGO	Q4 To AD clock star		_	Tosc/2	_	_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from conve	ert \rightarrow sample time	1.5	—	—	TAD	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 10.1 for min. conditions.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE [.]	Technical Publications Manager	Total Pages Sent
From	Nomo	
FIOIII		
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Applie	cation (optional):	
Would	d you like a reply? Y N	
Devic	e:	Literature Number: DS39544B
Ques	tions:	
1. V	/hat are the best features of this document?	
2. H	ow does this document meet your hardware and software	e development needs?
_		
_		
3. D	o you find the organization of this document easy to follo	w? If not, why?
4. V	/hat additions to the document do you think would enhan	ce the structure and subject?
_		
5. V	/hat deletions from the document could be made without	affecting the overall usefulness?
6. Is	there any incorrect or misleading information (what and	where)?
7. H	ow would you improve this document?	
-		