

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	138
Number of Logic Elements/Cells	1100
Total RAM Bits	65536
Number of I/O	26
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	36-XFBGA, WLCSP
Supplier Device Package	36-WLCSP (2.1x2.1)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice5lp1k-swg36itr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Routing

There are many resources provided in the iCE40 Ultra devices to route signals individually with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PLB connections are made with three different types of routing resources: Adjacent (spans two PLBs), x4 (spans five PLBs) and x12 (spans thirteen PLBs). The Adjacent, x4 and x12 connections provide fast and efficient connections in the diagonal, horizontal and vertical directions.

The design tool takes the output of the synthesis tool and places and routes the design.

#### **Clock/Control Distribution Network**

Each iCE40 Ultra device has six global inputs, two pins on the top bank and four pins on the bottom bank

These global inputs can be used as high fanout nets, clock, reset or enable signals. The dedicated global pins are identified as Gxx and each drives one of the eight global buffers. The global buffers are identified as GBUF[7:0]. These six inputs may be used as general purpose I/O if they are not used to drive the clock nets.

Table 2-2 lists the connections between a specific global buffer and the inputs on a PLB. All global buffers optionally connect to the PLB CLK input. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Set/Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input. GBUF[7:6, 3:0] can connect directly to G[7:6, 3:0] pins respectively. GBUF4 and GBUF5 can connect to the two on-chip Oscillator Generators (GBUF4 connects to LFOSC, GBUF5 connects to HFOSC).

Table 2-2. Global Buffer (GBUF) Connections to Programmable Logic Blocks

Global Buffer	LUT Inputs	Clock	Clock Enable	Reset
GBUF0		✓	✓	
GBUF1		✓		✓
GBUF2		✓	✓	
GBUF3	Yes, any 4 of 8	✓		✓
GBUF4	GBUF Inputs	✓	✓	
GBUF5		✓		✓
GBUF6		✓	✓	
GBUF7		✓		✓

The maximum frequency for the global buffers are shown in the iCE40 Ultra External Switching Characteristics tables later in this document.

#### **Global Hi-Z Control**

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE40 Ultra device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user I/O pins into their high-impedance state.

#### **Global Reset Control**

The global reset control signal connects to all PLB and PIO flip-flops on the iCE40 Ultra device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application.



#### sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The iCE40 Ultra devices have one sys-CLOCK PLL. REFERENCECLK is the reference frequency input to the PLL and its source can come from an external I/O pin, the internal Oscillator Generators from internal routing. EXTFEEDBACK is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLLOUT output has an output divider, thus allowing the PLL to generate different frequencies for each output. The output divider can have a value from 1 to 64 (in increments of 2X). The PLLOUT outputs can all be used to drive the iCE40 Ultra global clock network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-3.

The timing of the device registers can be optimized by programming a phase shift into the PLLOUT output clock which will advance or delay the output clock with reference to the REFERENCECLK clock. This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the tLOCK parameter has been satisfied.

There is an additional feature in the iCE40 Ultra PLL. There are 2 FPGA controlled inputs, SCLK and SDI, that allows the user logic to serially shift in data thru SDI, clocked by SCLK clock. The data shifted in would change the configuration settings of the PLL. This feature allows the PLL to be time multiplexed for different functions, with different clock rates. After the data is shifted in, user would simply pulse the RESET input of the PLL block, and the PLL will re-lock with the new settings. For more details, please refer to TN1251, iCE40 sysCLOCK PLL Design and Usage Guide.

Figure 2-3. PLL Diagram




Table 2-3 provides signal descriptions of the PLL block.



#### Table 2-3. PLL Signal Descriptions

Signal Name	Direction	Description
REFERENCECLK	Input	Input reference clock
BYPASS	Input	The BYPASS control selects which clock signal connects to the PLL-OUT output.  0 = PLL generated signal  1 = REFERENCECLK
EXTFEEDBACK	Input	External feedback input to PLL. Enabled when the FEEDBACK_PATH attribute is set to EXTERNAL.
DYNAMICDELAY[7:0]	Input	Fine delay adjustment control inputs. Enabled when DELAY_ADJUSTMENT_MODE is set to DYNAMIC.
LATCHINPUTVALUE	Input	When enabled, puts the PLL into low-power mode; PLL output is held static at the last input clock value. Set ENABLE ICEGATE_PORTA and PORTB to '1' to enable.
PLLOUTGLOBAL	Output	Output from the Phase-Locked Loop (PLL). Drives a global clock network on the FPGA. The port has optimal connections to global clock buffers GBUF4 and GBUF5.
PLLOUTCORE	Output	Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTLGOBAL port.
LOCK	Output	When High, indicates that the PLL output is phase aligned or locked to the input reference clock.
RESET	Input	Active low reset.
SCLK	Input	Input, Serial Clock used for re-programming PLL settings.
SDI	Input	Input, Serial Data used for re-programming PLL settings.

### sysMEM Embedded Block RAM Memory

Larger iCE40 Ultra device includes multiple high-speed synchronous sysMEM Embedded Block RAMs (EBRs), each 4 kbit in size. This memory can be used for a wide variety of purposes including data buffering, and FIFO.

#### sysMEM Memory Block

The sysMEM block can implement single port, pseudo dual port, or FIFO memories with programmable logic resources. Each block can be used in a variety of depths and widths as shown in Table 2-4.



#### Table 2-4. sysMEM Block Configurations<sup>1</sup>

Block RAM Configuration	Block RAM Configuration and Size	WADDR Port Size (Bits)	WDATA Port Size (Bits)	RADDR Port Size (Bits)	RDATA Port Size (Bits)	MASK Port Size (Bits)
SB_RAM256x16 SB_RAM256x16NR SB_RAM256x16NW SB_RAM256x16NRNW	256x16 (4 k)	8 [7:0]	16 [15:0]	8 [7:0]	16 [15:0]	16 [15:0]
SB_RAM512x8 SB_RAM512x8NR SB_RAM512x8NW SB_RAM512x8NRNW	512x8 (4 k)	9 [8:0]	8 [7:0]	9 [8:0]	8 [7:0]	No Mask Port
SB_RAM1024x4 SB_RAM1024x4NR SB_RAM1024x4NW SB_RAM1024x4NRNW	1024x4 (4 k)	10 [9:0]	4 [3:0]	10 [9:0]	4 [3:0]	No Mask Port
SB_RAM2048x2 SB_RAM2048x2NR SB_RAM2048x2NW SB_RAM2048x2NRNW	2048x2 (4 k)	11 [10:0]	2 [1:0]	11 [10:0]	2 [1:0]	No Mask Port

<sup>1.</sup> For iCE40 Ultra, the primitive name without "Nxx" uses rising-edge Read and Write clocks. "NR" uses rising-edge Write clock, falling-edge Read clock. "NRW" uses falling-edge Write clock and rising-edge Read clock. "NRNW" uses falling-edge clocks on both Read and Write.



Signal	Primitive Port Name	Width	Input / Output	Function	Default
OHLDA	OLOADTOP	1	Input	High-order (upper half) Accumulator Register Accumulate/Load control. 0 = Accumulate, register is loaded with Adder/Sub- tracter results 1 = Load, register is loaded with Input C or C Reg- ister	0: Accumulate
OHADS	ADDSUBTOP	1	Input	High-order (upper half) Accumulator Add or Subtract select.  0 = Add  1 = Subtract	0: Add
OLHLD	OHOLDBOT	1	Input	Low-order (lower half) Accumulator Register Hold.  0 = Update 1 = Hold	0: Update
OLRST	ORSTBOT	1	Input	Reset input to Low-order (lower half) bits of the Accumulator Register.  0 =No Reset  1 = Reset	0: No Reset
OLLDA	OLOADBOT	1	Input	Low-order (lower half) Accumulator Register Accumulate/Load control.  0 = Accumulate, register is loaded with Adder/Subtracter results  1 = Load, register is loaded with Input C or C Register	0: Accumulate
OLADS	ADDSUBBOT	1	Input	Low-order (lower half) Accumulator Add or Subtract select.  0 = Add  1 = Subtract	0: Add
CICAS	ACCUMCI	1	Input	Cascade Carry/Borrow input from previous sys- DSP block	
CI	CI	1	Input	Carry/Borrow input from lower logic tile	
COCAS	ACCUMCO	1	Output	Cascade Carry/Borrow output to next sysDSP block	
CO	CO	1	Output	Carry/Borrow output to higher logic tile	
SIGNEXTIN	SIGNEXTIN	1	Input	Sign extension input from previous sysDSP block	
SIGNEXTOUT	SIGNEXTOUT	1	Output	Sing extension output to next sysDSP block	


The iCE40 Ultra sysDSP can support the following functions:

- 8-bit x 8-bit Multiplier
- 16-bit x 16-bit Multiplier
- 16-bit Adder/Subtracter
- 32-bit Adder/Subtracter
- 16-bit Accumulator
- 32-bit Accumulator
- 8-bit x 8-bit Multiply-Accumulate
- 16-bit x 16-bit Multiply-Accumulate

Figure 2-6 shows the path for an 8-bit x 8-bit Multiplier using the upper half of sysDSP block.



Figure 2-7. DSP 16-bit x 16-bit Multiplier





There is one output on each device that can sink up to 500 mA current. This output is open-drain, and provides sinking current to drive an external IR LED connecting to the positive supply. This IR drive current is user programmable from 50 mA to 500 mA in increments of 50 mA. This output functions as General Purpose I/O with open-drain when the high current LED drive is not needed.

#### **Embedded PWM IP**

To provide an easier usage of the RGB high current drivers to drive RGB LED, a Pulse-Width Modulator IP can be embedded into the user design. This PWM IP provides the flexibility for user to dynamically change the settings on the ON-time duration, OFF-time duration, and ability to turn the LED lights on and off gradually with user set breath-on and breath-off time.

For additional information on the embedded PWM IP, please refer to TN1288, iCE40 LED Driver Usage Guide.

#### **Non-Volatile Configuration Memory**

All iCE40 Ultra devices provide a Non-Volatile Configuration Memory (NVCM) block which can be used to configure the device.

For more information on the NVCM, please refer to TN1248, iCE40 Programming and Configuration.

#### iCE40 Ultra Programming and Configuration

This section describes the programming and configuration of the iCE40 Ultra family.

#### **Device Programming**

The NVCM memory can be programmed through the SPI port. The SPI port is located in Bank 1, using  $SPI_{CCIO1}$  power supply.

#### **Device Configuration**

There are various ways to configure the Configuration RAM (CRAM), using SPI port, including:

- From a SPI Flash (Master SPI mode)
- System microprocessor to drive a Serial Slave SPI port (SSPI mode)

For more details on configuring the iCE40 Ultra, please see TN1248, iCE40 Programming and Configuration.

#### **Power Saving Options**

The iCE40 Ultra devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. Table 2-10 describes the function of these features.

Table 2-10. iCE40 Ultra Power Saving Features Description

Device Subsystem	Feature Description
IPLI	When LATCHINPUTVALUE is enabled, puts the PLL into low-power mode; PLL output held static at last input clock value.
	To save power, the optional iCEGate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control.



# iCE40 Ultra Family Data Sheet DC and Switching Characteristics

June 2016 Data Sheet DS1048

# **Absolute Maximum Ratings**<sup>1, 2, 3</sup>

Supply Voltage V <sub>CC</sub>	V
Output Supply Voltage V <sub>CCIO</sub>	V
NVCM Supply Voltage V <sub>PP_2V5</sub>	٧
PLL Supply Voltage V <sub>CCPLL</sub> 0.5 V to 1.42 \	V
I/O Tri-state Voltage Applied0.5 V to 3.60 \	V
Dedicated Input Voltage Applied	V
Storage Temperature (Ambient)—65 °C to 150 °C	С
Junction Temperature (T <sub>J</sub> )	С

<sup>1.</sup> Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### Recommended Operating Conditions<sup>1</sup>

Symbol	Parameter			Max.	Units
V <sub>CC</sub> <sup>1</sup>	Core Supply	Voltage	1.14	1.26	V
		Slave SPI Configuration	1.71 4	3.46	V
N/	VPP_2V5 NVCM Programming and	Master SPI Configuration	2.30	3.46	V
$V_{PP\_2V5}$	Operating Supply Voltage	Configuration from NVCM	2.30	3.46	V
		NVCM Programming	2.30	3.00	V
V <sub>CCIO</sub> <sup>1, 2, 3</sup>	I/O Driver Supply Voltage	V <sub>CCIO_0</sub> , SPI_V <sub>CCIO1</sub> , V <sub>CCIO_2</sub>	1.71	3.46	V
V <sub>CCPLL</sub>	PLL Supply	Voltage	1.14	1.26	V
t <sub>JCOM</sub>	Junction Temperature Co	ommercial Operation	0	85	°C
t <sub>JIND</sub>	Junction Temperature Industrial Operation		-40	100	°C
t <sub>PROG</sub>	Junction Temperature N	VCM Programming	10.00	30.00	°C

Like power supplies must be tied together if they are at the same supply voltage and they meet the power up sequence requirement. Please refer to Power-Up Supply Sequencing section. V<sub>CC</sub> and V<sub>CCPLL</sub> are recommended to tie to same supply with an RC-based noise filter between them. Please refer to TN1252, iCE40 Hardware Checklist.

# Power Supply Ramp Rates<sup>1, 2</sup>

Symbol	Parameter	Min.	Max.	Units
t <sub>RAMP</sub>	Power supply ramp rates for all power supplies.	0.6	10	V/ms

<sup>1.</sup> Assumes monotonic ramp rates.

<sup>2.</sup> Compliance with the Lattice Thermal Management document is required.

<sup>3.</sup> All voltages referenced to GND.

<sup>2.</sup> See recommended voltages by I/O standard in subsequent table.


<sup>3.</sup>  $V_{CCIO}$  pins of unused I/O banks should be connected to the  $V_{CC}$  power supply on boards.

V<sub>PP\_2V5</sub> can, optionally, be connected to a 1.8 V (+/-5%) power supply in Slave SPI Configuration mode subject to the condition that none of the HFOSC/LFOSC and RGB LED / IR LED driver features are used. Otherwise, V<sub>PP\_2V5</sub> must be connected to a power supply with a minimum 2.30 V level.

<sup>2.</sup> Power up sequence must be followed. Please refer to Power-Up Supply Sequencing section.



Figure 3-2. Power Up Sequence with All Supplies Connected Together



# Power-On-Reset Voltage Levels<sup>1</sup>

Symbol	Parameter		Min.	Max.	Units
	Power-On-Reset ramp-up trip point (circuit monitoring V <sub>CC</sub> , SPI_V <sub>CCIO1</sub> , V <sub>PP 2V5</sub> )	V <sub>CC</sub>	0.62	0.92	V
V <sub>PORUP</sub>		SPI_V <sub>CCIO1</sub>	0.87	1.50	V
		$V_{PP\_2V5}$	0.90	1.53	V
V <sub>PORDN</sub>	Power-On-Reset ramp-down trip point (circuit monitoring V <sub>CC</sub> , SPI_V <sub>CCIO1</sub> , V <sub>PP_2V5</sub> )	V <sub>CC</sub>	_	0.79	V
		SPI_V <sub>CCIO1</sub>	_	1.50	V
		$V_{PP\_2V5}$	_	1.53	V

<sup>1.</sup> These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

#### **ESD Performance**

Please contact Lattice Semiconductor for additional information.

### **DC Electrical Characteristics**

#### **Over Recommended Operating Conditions**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I <sub>IL,</sub> I <sub>IH</sub> <sup>1, 3, 4</sup>	Input or I/O Leakage	$0V < V_{IN} < V_{CCIO} + 0.2 V$	_	_	+/-10	μΑ
C <sub>1</sub>	I/O Capacitance, excluding LED Drivers <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	6	_	pF
C <sub>2</sub>	Global Input Buffer Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	6	_	pF
C <sub>3</sub>	RGB Pin Capacitance <sup>2</sup>	$V_{CC} = Typ., V_{IO} = 0 \text{ to } 3.5 \text{ V}$	_	15	_	pF
C <sub>4</sub>	IRLED Pin Capacitance <sup>2</sup>	$V_{CC} = Typ., V_{IO} = 0 \text{ to } 3.5 \text{ V}$	_	53	_	pF
$V_{HYST}$	Input Hysteresis	V <sub>CCIO</sub> = 1.8 V, 2.5 V, 3.3 V	_	200	_	mV
	Internal DIO Dull on	$V_{CCIO} = 1.8 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-3	_	-31	μΑ
$I_{PU}$	Internal PIO Pull-up Current	$V_{CCIO} = 2.5 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-8	_	-72	μΑ
		$V_{CCIO} = 3.3 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-11	_	-128	μΑ

<sup>1.</sup> Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Internal pull-up resistors are disabled.

T<sub>J</sub> 25 °C, f = 1.0 MHz.

<sup>3.</sup> Please refer to V<sub>IL</sub> and V<sub>IH</sub> in the sysIO Single-Ended DC Electrical Characteristics table of this document.

<sup>4.</sup> Input pins are clamped to V<sub>CCIO</sub> and GND by a diode. When input is higher than V<sub>CCIO</sub> or lower than GND, the Input Leakage current will be higher than the I<sub>IL</sub> and I<sub>IH</sub>.



# iCE40 Ultra Family Timing Adders

#### Over Recommended Commercial Operating Conditions<sup>1, 2, 3</sup>

Buffer Type	Description	Timing (Typ.)	Units
Input Adjusters			
LVCMOS33	LVCMOS, V <sub>CCIO</sub> = 3.3 V	0.18	ns
LVCMOS25	LVCMOS, V <sub>CCIO</sub> = 2.5 V	0	ns
LVCMOS18	LVCMOS, V <sub>CCIO</sub> = 1.8 V	0.19	ns
Output Adjusters			
LVCMOS33	LVCMOS, V <sub>CCIO</sub> = 3.3 V	-0.12	ns
LVCMOS25	LVCMOS, V <sub>CCIO</sub> = 2.5 V	0	ns
LVCMOS18	LVCMOS, V <sub>CCIO</sub> = 1.8 V	1.32	ns

<sup>1.</sup> Timing adders are relative to LVCMOS25 and characterized but not tested on every device.

# iCE40 Ultra External Switching Characteristics

#### **Over Recommended Commercial Operating Conditions**

Parameter	Description	Device	Min	Max	Units
Clocks					·
Global Clocks					
f <sub>MAX_GBUF</sub>	Frequency for Global Buffer Clock network	All devices	_	185	MHz
t <sub>W_GBUF</sub>	Clock Pulse Width for Global Buffer	All devices	2	_	ns
t <sub>SKEW_GBUF</sub>	Global Buffer Clock Skew Within a Device	All devices	_	500	ps
Pin-LUT-Pin Prop	agation Delay		•		
t <sub>PD</sub>	Best case propagation delay through one LUT logic	All devices	_	9.0	ns
General I/O Pin P	arameters (Using Global Buffer Clock without P	PLL)1			
t <sub>SKEW_IO</sub>	Data bus skew across a bank of IOs	All devices	_	410	ps
t <sub>CO</sub>	Clock to Output – PIO Output Register	All devices	_	9.0	ns
t <sub>SU</sub>	Clock to Data Setup – PIO Input Register	All devices	-0.5	_	ns
t <sub>H</sub>	Clock to Data Hold – PIO Input Register	All devices	5.55	_	ns
General I/O Pin P	arameters (Using Global Buffer Clock with PLL)				
t <sub>COPLL</sub>	Clock to Output – PIO Output Register All Devices —		_	2.9	ns
t <sub>SUPLL</sub>	Clock to Data Setup - PIO Input Register	All Devices	5.9	_	ns
t <sub>HPLL</sub>	Clock to Data Hold – PIO Input Register	All Devices	-0.6	_	ns

<sup>1.</sup> All the data is from the worst case condition.

<sup>2.</sup> LVCMOS timing measured with the load specified in Switching Test Condition table.

<sup>3.</sup> Commercial timing numbers are shown.



# sysCLOCK PLL Timing

#### **Over Recommended Operating Conditions**

Parameter	Descriptions	Conditions	Min.	Max.	Units
f <sub>IN</sub>	Input Clock Frequency (REFERENCECLK, EXTFEEDBACK)		10	133	MHz
f <sub>OUT</sub>	Output Clock Frequency (PLLOUT)		16	275	MHz
f <sub>VCO</sub>	PLL VCO Frequency		533	1066	MHz
f <sub>PFD</sub>	Phase Detector Input Frequency		10	133	MHz
AC Characterist	ics	<u>.</u>			
t <sub>DT</sub>	Output Clock Duty Cycle		40	60	%
t <sub>PH</sub>	Output Phase Accuracy		_	+/-12	deg
	Output Clock Period Jitter	f <sub>OUT</sub> >= 100 MHz	_	450	ps p-p
	Output Glock Feriod Sitter	f <sub>OUT</sub> < 100 MHz	_	0.05	UIPP
1. 5. 6	Output Clask Cyala to avala litter	f <sub>OUT</sub> >= 100 MHz	_	750	ps p-p
t <sub>OPJIT</sub> 1, 5, 6	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> < 100 MHz	_	0.10	UIPP
	Output Clock Phase Jitter	f <sub>PFD</sub> >= 25 MHz	_	275	ps p-p
	Output Glock Friase Jiller	f <sub>PFD</sub> < 25 MHz	_	0.05	UIPP
t <sub>W</sub>	Output Clock Pulse Width	At 90% or 10%	1.33	_	ns
t <sub>LOCK</sub> <sup>2, 3</sup>	PLL Lock-in Time		_	50	μs
t <sub>UNLOCK</sub>	PLL Unlock Time		_	50	ns
<b>.</b> 4	Input Clock Period Jitter	f <sub>PFD</sub> ≥ 20 MHz	_	1000	ps p-p
t <sub>IPJIT</sub> <sup>4</sup>	Imput Clock Feriod Sitter	f <sub>PFD</sub> < 20 MHz	_	0.02	UIPP
t <sub>STABLE</sub> <sup>3</sup>	LATCHINPUTVALUE LOW to PLL Stable		_	500	ns
t <sub>STABLE_PW</sub> ³	LATCHINPUTVALUE Pulse Width		100	_	ns
t <sub>RST</sub>	RESET Pulse Width		10	_	ns
t <sub>RSTREC</sub>	RESET Recovery Time		10	_	μs
t <sub>DYNAMIC_WD</sub>	DYNAMICDELAY Pulse Width		100	_	VCO Cycles

<sup>1.</sup> Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

# sysDSP Timing

#### **Over Recommended Operating Conditions**

Parameter	Description	Min.	Max.	Units
IVII D CONCOCIVIOLI	Max frequency signed MULT8x8 bypassing pipeline register	50	_	MHz
IVII IX TOX TOOMICE	Max frequency signed MULT16x16 bypassing pipeline register	50	_	MHz

<sup>2.</sup> Output clock is valid after  $t_{\mbox{\scriptsize LOCK}}$  for PLL reset and dynamic delay adjustment.

<sup>3.</sup> At minimum  $f_{PFD}$ . As the  $f_{PFD}$  increases the time will decrease to approximately 60% the value listed.

<sup>4.</sup> Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.

<sup>5.</sup> The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.



# SPI Master or NVCM Configuration Time<sup>1, 2</sup>

Symbol	Parameter	Conditions	Max.	Units
		All devices – Low Frequency (Default)	95	ms
t <sub>CONFIG</sub>	POR/CRESET_B to Device I/O Active	All devices – Medium frequency	35	ms
		All devices – High frequency	18	ms

<sup>1.</sup> Assumes sysMEM Block is initialized to an all zero pattern if they are used.

### sysCONFIG Port Timing Specifications

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
All Configurat	tion Modes					I
t <sub>CRESET_B</sub>	Minimum CRESET_B LOW pulse width required to restart configuration, from falling edge to rising edge		200	_	_	ns
t <sub>DONE_IO</sub>	Number of configuration clock cycles after CDONE goes HIGH before the PIO pins are activated		49	_	_	Clock Cycles
Slave SPI	,					I
<sup>t</sup> cr_sck	Minimum time from a rising edge on CRESET_B until the first SPI WRITE operation, first SPI_XCK clock. During this time, the iCE40 Ultra device is clearing its internal configuration memory		1200	_	_	μѕ
ſ	CCL K alask fragueray	Write	1	_	25	MHz
f <sub>MAX</sub>	CCLK clock frequency	Read <sup>1</sup>	_	15	_	MHz
t <sub>CCLKH</sub>	CCLK clock pulsewidth HIGH		20	_	_	ns
t <sub>CCLKL</sub>	CCLK clock pulsewidth LOW		20	_	_	ns
t <sub>STSU</sub>	CCLK setup time		12	_	_	ns
t <sub>STH</sub>	CCLK hold time		12	_	_	ns
t <sub>STCO</sub>	CCLK falling edge to valid output		13	_	_	ns
Master SPI <sup>3</sup>					•	'
		Low Frequency (Default)	7.0	12.0	17.0	MHz
f <sub>MCLK</sub>	MCLK clock frequency	Medium Frequency <sup>2</sup>	21.0	33.0	45.0	MHz
		High Frequency <sup>2</sup>	33.0	53.0	71.0	MHz
t <sub>MCLK</sub>	CRESET_B HIGH to first MCLK edge		1200	_	_	μs
t <sub>SU</sub>	CCLK setup time <sup>4</sup>		9.9	_	_	ns
t <sub>HD</sub>	CCLK hold time		1	_	_	ns

<sup>1.</sup> Supported with 1.2 V Vcc and at 25 °C.

<sup>2.</sup> The NVCM download time is measured with a fast ramp rate starting from the maximum voltage of POR trip point.

<sup>2.</sup> Extended range fMAX Write operations support up to 53 MHz with 1.2 V Vcc and at 25 °C.

<sup>3.</sup> t<sub>SU</sub> and t<sub>HD</sub> timing must be met for all MCLK frequency choices.

<sup>4.</sup> For considerations of SPI Master Configuration Mode, please refer to TN1248, iCE40 Programming and Configuration.



### **RGB LED and IR LED Drive**

Symbol	Parameter	Min.	Max.	Units
ILED_ACCURACY	RGB0, RGB1, RGB2 Sink Current Accuracy to selected current @ V <sub>LEDOUT</sub> >= 0.5 V	-12	+12	%
ILED_MATCH	RGB0, RGB1, RGB2 Sink Current Matching among the 3 outputs @ V <sub>LEDOUT</sub> >= 0.5 V	<del>-</del> 5	+5	%
IIR_ACCURACY	IR LED Sink Current Accuracy to selected current @ V <sub>IROUT</sub> >= 0.8 V	-14	+14	%

# **Switching Test Conditions**

Figure 3-3 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-1.

Figure 3-3. Output Test Load, LVCMOS Standards




Table 3-1. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R <sub>1</sub>	CL	Timing Reference	$V_{T}$
			LVCMOS 3.3 = 1.5 V	_
LVCMOS settings (L -> H, H -> L)	$\infty$	0 pF	LVCMOS 2.5 = V <sub>CCIO</sub> /2	_
			LVCMOS 1.8 = V <sub>CCIO</sub> /2	_
LVCMOS 3.3 (Z -> H)			1.5 V	$V_{OL}$
LVCMOS 3.3 (Z -> L)			1.5 V	$V_{OH}$
Other LVCMOS (Z -> H)	188	0 pF	V <sub>CCIO</sub> /2	$V_{OL}$
Other LVCMOS (Z -> L)	100	Орі	V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVCMOS (H -> Z)			V <sub>OH</sub> – 0.15 V	$V_{OL}$
LVCMOS (L -> Z)			V <sub>OL</sub> – 0.15 V	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.





Signa	al Name	Function	I/O	Description
PIOB_33b	SPI_SI	Configuration	Input	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin receives data from external SPI memory. In Slave SPI mode, this pin connects to the MOSI pin of the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
PIOB_35b	SPI_SS_B	Configuration	I/O	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs to the external SPI memory. In Slave SPI mode, this pin inputs from the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
Global Signals	•	1	1	
Primary	Secondary			
PIOT_46b	G0	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
		Global	Input	Global input used for high fanout, or clock/reset net. The G0 pin drives the GBUF0 global buffer
PIOT_45a	G1	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
		Global	Input	Global input used for high fanout, or clock/reset net. The G1 pin drives the GBUF1 global buffer
PIOT_25b	G3	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
		Global	Input	Global input used for high fanout, or clock/reset net. The G3 pin drives the GBUF3 global buffer
PIOT_12a	G4	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
		Global	Input	Global input used for high fanout, or clock/reset net. The G4 pin drives the GBUF4 global buffer
PIOT_11b	G5	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
		Global	Input	Global input used for high fanout, or clock/reset net. The G5 pin drives the GBUF5 global buffer
PIOB_3b	G6	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
		Global	Input	Global input used for high fanout, or clock/reset net. The G6 pin drives the GBUF6 global buffer
LED Signals	•	•	•	
RGB0		General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function
		LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 24mA output to drive external LED
RGB1		General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function
		LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 24mA output to drive external LED



# Pinout Information iCE40 Ultra Family Data Sheet

Signal Name	Function	I/O	Description
RGB2	General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function
	LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 24mA output to drive external LED
IRLED	General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function
	LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 500mA output to drive external LED
PIOT_xx	General I/O	I/O	In user mode, with user's choice, this pin can be programmed as I/O in user function in the top $(xx = I/O   location)$
PIOB_xx	General I/O	I/O	In user mode, with user's choice, this pin can be programmed as I/O in user function in the bottom ( $xx = I/O$ location)



# **Pin Information Summary**

Pin Type			iCE5LP1K		iCE5LP2K			iCE5LP4K		
		CM36	SWG36	SG48 <sup>1</sup>	CM36	SWG36	SG48 <sup>1</sup>	CM36	SWG36	SG48 <sup>1</sup>
General Purpose I/O	Bank 0	12	5	17	12	5	17	12	5	17
Per Bank	Bank 1	4	15	14	4	15	14	4	15	14
	Bank 2	10	6	8	10	6	8	10	6	8
Total General Purpose	e I/Os	26	26	39	26	26	39	26	26	39
V <sub>CC</sub>		1	1	2	1	1	2	1	1	2
V <sub>CCIO</sub>	Bank 0	1	1	1	1	1	1	1	1	1
	Bank 1	1	1	1	1	1	1	1	1	1
	Bank 2	1	1	1	1	1	1	1	1	1
V <sub>CCPLL</sub>		1	1	1	1	1	1	1	1	1
V <sub>PP_2V5</sub>		1	1	1	1	1	1	1	1	1
Dedicated Config Pins		1	1	2	1	1	2	1	1	2
GND		2	2	0	2	2	0	2	2	0
GND_LED		1	1	0	1	1	0	1	1	0
Total Balls		36	36	48	36	36	48	36	36	48


<sup>1. 48-</sup>pin QFN package (SG48) requires the package paddle to be connected to GND.



# iCE40 Ultra Family Data Sheet Ordering Information

June 2016 Data Sheet DS1048

# **iCE5LP Part Number Description**



#### **Tape and Reel Quantity**

Package	TR Quantity
CM36	4,000
SWG36	5,000
SG48	2,000



# iCE40 Ultra Family Data Sheet Supplemental Information

October 2014 Data Sheet DS1048

#### For Further Information

A variety of technical notes for the iCE40 Ultra family are available on the Lattice web site.

- TN1248, iCE40 Programming and Configuration
- TN1274, iCE40 SPI/I2C Hardened IP Usage Guide
- TN1276, Advanced iCE40 SPI/I2C Hardened IP Usage Guide
- TN1250, Memory Usage Guide for iCE40 Devices
- TN1251, iCE40 sysCLOCK PLL Design and Usage Guide
- TN1252, iCE40 Hardware Checklist
- TN1288, iCE40 LED Driver Usage Guide
- TN1295, DSP Function Usage Guide for iCE40 Devices
- TN1296, iCE40 Oscillator Usage Guide
- iCE40 Ultra Pinout Files
- iCE40 Ultra Pin Migration Files
- Thermal Management document
- Lattice design tools
- Schematic Symbols



Date	Version	Section	Change Summary
			Updated Supply Current section.  — Corrected I <sub>PP2V5STDBY</sub> parameter.  — Added Typ. VCC = 1.2 V values for I <sub>CCPEAK</sub> , I <sub>PP 2V5PEAK</sub> ,
			I <sub>SPL</sub> VCCIO1PEAK, and I <sub>CCIOPEAK</sub> .  — Added footnote 5.  — Corrected S <sub>PL</sub> VCCIO1 character format.
			Updated User SPI Specifications section. Removed parameters and added footnotes.
			Updated Internal Oscillators (HFOSC, LFOSC) section. Added Commercial and Industrial Temp values for DCH <sub>CLKHF</sub>
			Updated sysIO Single-Ended DC Electrical Characteristics section. Removed footnote.
			Updated Register-to-Register Performance section. Modified footnotes.
			Updated iCE40 Ultra External Switching Characteristics section. Modified footnote.
			Updated sysCLOCK PLL Timing section. Reversed t <sub>OPJIT</sub> conditions.
			Updated sysCONFIG Port Timing Specifications section.  — Modified t <sub>CR_SCK</sub> Min. value.  — Added footnote 4 to t <sub>SU</sub> parameter.  — Modified t <sub>SU</sub> Min. value.  — Modified t <sub>HD</sub> parameter.
			Updated section heading to RGB LED and IR LED Drive. Modified ILED_ACCURACY and IIR_ACCURACY parameters, Min. and Max. values.
		Pinout Information	Updated Signal Descriptions section. Changed V <sub>CCIO_1</sub> to SPI_V <sub>CCIO1</sub> in the CDONE, CRESETB and PIOB_xx descriptions.
			Updated Pin Information Summary section.  — Corrected symbol character format.  — Corrected VCPP_2V5 to V <sub>PP_2V5</sub> .
	1.9	Introduction	Updated Features section. Updated BGA package to ucfBGA.
		DC and Switching Characteristics	Updated Differential Comparator Electrical Characteristics section. Corrected typo in $V_{\mbox{\scriptsize REF}}$ Max. value.
		Pinout Information	Updated Signal Descriptions section.  — Changed PIOB_12a to PIOB_xx  — Changed SPI_CSN to SPI_SS_B and revised description when in Slave SPI mode.  — Corrected minor typo errors.
			Updated Pin Information Summary section. Added footnote to SG48.
		Ordering Information	Updated iCE5LP Part Number Description section. Updated BGA package to ucfBGA.
			Updated Ordering Part Numbers section. Updated BGA package to ucf-BGA.
June 2015	1.8	DC and Switching Characteristics	Updated Internal Oscillators (HFOSC, LFOSC) section. Removed decimals.
		Ordering Information	Updated iCE5LP Part Number Description section.  — Added TR items.  — Corrected formatting errors.
			Updated Ordering Part Numbers section. Updated CM36 and SG48 packages.





<b>D</b> .		0 1	010
Date	Version	Section	Change Summary
June 2014	1.2	All	Product name changed to iCE40 Ultra.
		Introduction	Updated Table 1-1, iCE40 Ultra Family Selection Guide. Removed 30-ball WLCSP.
		DC and Switching Characteristics	Updated values in the following sections:  — Supply Current  — Internal Oscillators (HFOSC, LFOSC)  — Power Supply Ramp Rates  — Power-On-Reset Voltage Levels  — SPI Master or NVCM Configuration Time
			Indicated TBD for values to be determined.
		Pinout Information	Updated Signal Descriptions section. Removed 30-pin WLCSP.
			Updated Pin Information Summary section. Removed SWG30 values.
		Ordering Information	Updated iCE5LP Part Number Description section. Removed 30-ball WLCSP.
			Updated Ordering Part Numbers section. Removed SWG30 and UWG30 part numbers.
May 2014	01.1	Introduction	Updated General Description, Features, and Introduction sections. Removed hardened RGB PWM IP information.
		Architecture	Updated Architecture Overview section. Removed the RGB IP block in Figure 2-1, iCE5LP-4K Device, Top View, Figure 2-8, I/O Bank and Programmable I/O, and in the text content.
			Updated High Current Drive I/O Pins section. Removed hardened RGB PWM IP information.
			Updated Power On Reset section. Removed content on Vccio_2 power down option.
			Replaced RGB PWM Block section with Embedded PWM IP section.
		DC and Switching Characteristics	Removed RGB PWM Block Timing section.
April 2014	01.0	All	Initial release.