

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	138
Number of Logic Elements/Cells	1100
Total RAM Bits	65536
Number of I/O	12
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	20-UFBGA, WLCSP
Supplier Device Package	20-WLCSP (1.71x2.06)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice5lp1k-uwg20itr1k

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1-1. iCE40 Ultra Family Selection Guide

Part Number	iCE5LP1K	iCE5LP2K	iCE5LP4K
Logic Cells (LUT + Flip-Flop)	1100	2048	3520
EBR Memory Blocks	16	20	20
EBR Memory Bits	64 k	80 k	80 k
PLL Block	1	1	1
NVCM	Yes	Yes	Yes
DSP Blocks (MULT16 with 32-bit Accumulator)	2	4	4
Hardened I2C, SPI	1,1	2,2	2,2
HF Oscillator (48 MHz)	1	1	1
LF Oscillator (10 kHz)	1	1	1
24 mA LED Sink	3	3	3
500 mA LED Sink	1	1	1
Embedded PWM IP	Yes	Yes	No
Packages, ball pitch, dimension		Total User I/O Count	
36-ball WLCSP, 0.35 mm, 2.078 mm x 2.078 mm	26	26	26
36-ball ucfBGA, 0.40 mm, 2.5 mm x 2.5 mm	26	26	26
48-ball QFN Package, 0.5 mm, 7.0 mm x 7.0 mm	39	39	39

Introduction

The iCE40 Ultra family of ultra-low power FPGAs has three devices with densities ranging from 1100 to 3520 Look-Up Tables (LUTs) fabricated in a 40 nm Low Power CMOS process. In addition to LUT-based, low-cost programmable logic, these devices also feature Embedded Block RAM (EBR), on-chip Oscillators (LFOSC, HFOSC), two hardened I²C Controllers, two hardened SPI Controllers, three 24 mA RGB LED open-drain drivers, a 500 mA IR LED open-drain drivers, and DSP blocks. These features allow the devices to be used in low-cost, high-volume consumer and mobile applications.

The iCE40 Ultra FPGAs are available in very small form factor packages, as small as 2.078 mm x 2.078 mm. The small form factor allows the device to easily fit into a lot of mobile applications, where space can be limited. Table 1-1 shows the LUT densities, package and I/O pin count.

The iCE40 Ultra devices offer I/O features such as pull-up resistors. Pull-up features are controllable on a "per-pin" basis.

The iCE40 Ultra devices also provide flexible, reliable and secure configuration from on-chip NVCM. These devices can also configure themselves from external SPI Flash, or be configured by an external master such as a CPU.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the iCE40 Ultra family of devices. Popular logic synthesis tools provide synthesis library support for iCE40 Ultra. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the iCE40 Ultra device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides in the iCE40 Ultra 1K and 2K device the embedded RGB PWM IP at no extra cost of LUT available to the user, to perform controlling the RGB LED function. This embedded IP allow users to control color, LED ON/OFF time, and breathe rate of the LED. For more information, please refer to Usage Guide in Lattice Design Software.

Lattice provides many pre-engineered IP (Intellectual Property) modules, including a number of reference designs, licensed free of charge, optimized for the iCE40 Ultra FPGA family. Lattice also can provide fully verified bitstream for some of the widely used target functions in mobile device applications, such as ultra-low power sensor management, gesture recognition, IR remote, barcode emulator functions. Users can use these functions as offered by Lattice, or they can use the design to create their own unique required functions. For more information regarding Lattice's reference designs or fully-verified bitstreams, please contact your local Lattice representative.




iCE40 Ultra Family Data Sheet Architecture

June 2016 Data Sheet DS1048

Architecture Overview

The iCE40 Ultra family architecture contains an array of Programmable Logic Blocks (PLB), two Oscillator Generators, two user configurable I²C controllers, two user configurable SPI controllers, and blocks of sysMEM[™] Embedded Block RAM (EBR) surrounded by Programmable I/O (PIO). Figure 2-1shows the block diagram of the iCE5LP-4K device.

Figure 2-1. iCE5LP-4K Device, Top View



The Programmable Logic Blocks (PLB) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each column has either PLB or EBR blocks. The PIO cells are located at the top and bottom of the device, arranged in banks. The PLB contains the building blocks for logic, arithmetic, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the iCE40 Ultra family, there are three sysIO banks, one on top and two at the bottom. User can connect some V_{CCIOS} together, if all the I/Os are using the same voltage standard. Refer to the details in later sections of this document on Power Up Sequence. The sysMEM EBRs are large 4 kbit, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO with user logic using PLBs.

Every device in the family has two user SPI ports, one of these (right side) SPI port also supports programming and configuration of the device. The iCE40 Ultra also includes two user I²C ports, two Oscillators, and high current RGB and IR LED sinks.

© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Memory Cascading

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

RAM4k Block

Figure 2-4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.

Figure 2-4. sysMEM Memory Primitives




Table 2-5. EBR Signal Descriptions

Signal Name	Direction	Description
WDATA[15:0]	Input	Write Data input.
MASK[15:0]	Input	Masks write operations for individual data bit-lines. 0 = write bit 1 = do not write bit
WADDR[7:0]	Input	Write Address input. Selects one of 256 possible RAM locations.
WE	Input	Write Enable input.
WCLKE	Input	Write Clock Enable input.
WCLK	Input	Write Clock input. Default rising-edge, but with falling-edge option.
RDATA[15:0]	Output	Read Data output.
RADDR[7:0]	Input	Read Address input. Selects one of 256 possible RAM locations.
RE	Input	Read Enable input.
RCLKE	Input	Read Clock Enable input.
RCLK	Input	Read Clock input. Default rising-edge, but with falling-edge option.

For further information on the sysMEM EBR block, please refer to TN1250, Memory Usage Guide for iCE40 Devices.



Table 2-6. sysDSP Input/Output List

Signal	Signal Primitive Port Input / Output Function		Function	Default	
CLK	CLK	1	Input	Clock Input. Applies to all clocked elements in the sysDSP block	
ENA	CE	1	Input	Clock Enable Input. Applies to all clocked elements in the sysDSP block. 0 = Not Enabled 1 = Enabled	0: Enabled
A[15:0]	A[15:0]	16	Input	Input to the A Register. Feeds the Multiplier or is a direct input to the Adder Accumulator	16'b0
B[15:0]	B[15:0]	16	Input	Input to the B Register. Feeds the Multiplier or is a direct input to the Adder Accumulator	16'b0
C[15:0]	C[15:0]	16	Input	Input to the C Register. It is a direct input to the Adder Accumulator	16'b0
D[15:0]	D[15:0]	16	Input	Input to the D Register. It is a direct input to the Adder Accumulator	16'b0
AHLD	AHOLD	1	Input	A Register Hold. 0 = Update 1 = Hold	0: Update
BHLD	BHOLD	1	Input	B Register Hold. 0 = Update 1 = Hold	0: Update
CHLD	CHOLD	1	Input	C Register Hold. 0 = Update 1 = Hold	0: Update
DHLD	DHOLD	1	Input	D Register Hold. 0 = Update 1 = Hold	0: Update
IHRST	IRSTTOP	1	Input	Reset input to A and C input registers, and the pipeline registers in the upper half of the Multiplier Section. 0 = No Reset 1 = Reset	0: No Reset
ILRST	IRSTBOT	1	Input	Reset input to B and D input registers, and the pipeline registers in the lower half of the Multiplier Section. It also resets the Multiplier result pipeline register. 0 = No Reset 1 = Reset	0: No Reset
O[31:0]	O[31:0]	32	Output	Output of the sysDSP block. This output can be: — O[31:0] — 32-bit result of 16x16 Multiplier or MAC — O[31:16] — 16-bit result of 8x8 upper half Multiplier or MAC — O[15:0] — 16-bit result of 8x8 lower half Multiplier or MAC	
OHHLD	OHOLDTOP	1	Input	High-order (upper half) Accumulator Register Hold. 0 = Update 1 = Hold	0: Update
OHRST	ORSTTOP	1	Input	Reset input to high-order (upper half) bits of the Accumulator Register. 0 = No Reset 1 = Reset	0: No Reset



Figure 2-6. sysDSP 8-bit x 8-bit Multiplier




Figure 2-7 shows the path for an 16-bit x 16-bit Multiplier using the upper half of sysDSP block.



Figure 2-9. iCE I/O Register Block Diagram




Table 2-7. PIO Signal List

Pin Name	I/O Type	Description
OUTPUT_CLK	Input	Output register clock
CLOCK_ENABLE	Input	Clock enable
INPUT_CLK	Input	Input register clock
OUTPUT_ENABLE	Input	Output enable
D_OUT_0/1	Input	Data from the core
D_IN_0/1	Output	Data to the core
LATCH_INPUT_VALUE	Input	Latches/holds the Input Value

sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems with LVCMOS interfaces.



Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} , SPI_V_{CCIO1} , and V_{PP_2V5} reach the level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. You must ensure that all V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a device prior to configuration is tri-stated with a weak pull-up to V_{CCIO} . The I/O pins maintain the pre-configuration state until V_{CC} , SPI_V_{CCIO1} , and V_{PP_2V5} reach the defined levels. The I/Os take on the software user-configured settings only after POR signal is deactivated and the device performs a proper download/configuration. Unused I/Os are automatically blocked and the pull-up termination is disabled.

Supported Standards

The iCE40 Ultra sysIO buffer supports both single-ended input/output standards, and used as differential comparators. The buffer supports the LVCMOS 1.8, 2.5, and 3.3 V standards. The buffer has individually configurable options for bus maintenance (weak pull-up or none).

Table 2-8 and Table 2-9 show the I/O standards (together with their supply and reference voltages) supported by the iCE40 Ultra devices.

Differential Comparators

The iCE40 Ultra devices provide differential comparator on pairs of I/O pins. These comparators are useful in some mobile applications. Please refer to the Pin Information Summary section to locate the corresponding paired I/Os with differential comparators.

Table 2-8. Supported Input Standards

Input Standard	V _{CCIO} (Typical)				
input Standard	3.3 V	2.5 V	1.8 V		
Single-Ended Interfaces	•	•	•		
LVCMOS33	✓				
LVCMOS25		✓			
LVCMOS18			✓		

Table 2-9. Supported Output Standards

Output Standard	V _{CCIO} (Typical)
Single-Ended Interfaces	
LVCMOS33	3.3 V
LVCMOS25	2.5 V
LVCMOS18	1.8 V

On-Chip Oscillator

The iCE40 Ultra devices feature two different frequency Oscillator. One is tailored for low-power operation that runs at low frequency (LFOSC). Both Oscillators are controlled with internally generated current.

The LFOSC runs at nominal frequency of 10 kHz. The high frequency oscillator (HFOSC) runs at a nominal frequency of 48 MHz, divisible to 24 MHz, 12 MHz, or 6 MHz by user option. The LFOSC can be used to perform all always-on functions, with the lowest power possible. The HFOSC can be enabled when the always-on functions detect a condition that would need to wake up the system to perform higher frequency functions.



User I²C IP

The iCE40 Ultra devices have two I²C IP cores. Either of the two cores can be configured either as an I²C master or as an I²C slave. The pins for the I²C interface are not pre-assigned. User can use any General Purpose I/O pins.

In each of the two cores, there are options to delay the either the input or the output, or both, by 50 ns nominal, using dedicated on-chip delay elements. This provides an easier interface with any external I²C components.

When the IP core is configured as master, it will be able to control other devices on the I²C bus through the preassigned pin interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an I²C Master. The I²C cores support the following functionality:

- Master and Slave operation
- · 7-bit and 10-bit addressing
- Multi-master arbitration support
- · Clock stretching
- · Up to 400 kHz data transfer speed
- · General Call support
- Optionally delaying input or output data, or both

For further information on the User I²C, please refer to TN1274, iCE40 SPI/I2C Hardened IP Usage Guide.

User SPI IP

The iCE40 Ultra devices have two SPI IP cores. The pins for the SPI interface are not pre-assigned. User can use any General Purpose I/O pins. Both SPI IP cores can be configured as a SPI master or as a slave. When the SPI IP core is configured as a master, it controls the other SPI enabled devices connected to the SPI Bus. When SPI IP core is configured as a slave, the device will be able to interface to an external SPI master.

The SPI IP core supports the following functions:

- · Configurable Master and Slave modes
- Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- · Double-buffered data register
- · Serial clock with programmable polarity and phase
- · LSB First or MSB First Data Transfer

For further information on the User SPI, please refer to TN1274, iCE40 SPI/I2C Hardened IP Usage Guide.

High Current LED Drive I/O Pins

The iCE40 Ultra family devices offer multiple high current LED drive outputs in each device in the family to allow the iCE40 Ultra product to drive LED signals directly on mobile applications.

There are three outputs on each device that can sink up to 24 mA current. These outputs are open-drain outputs, and provides sinking current to an LED connecting to the positive supply. These three outputs are designed to drive the RBG LEDs, such as the service LED found in a lot of mobile devices. An embedded RGB PWM IP is also offered in the family. This RGB drive current is user programmable from 4 mA to 24 mA, in increments of 4 mA. This output functions as General Purpose I/O with open-drain when the high current LED drive is not needed.



There is one output on each device that can sink up to 500 mA current. This output is open-drain, and provides sinking current to drive an external IR LED connecting to the positive supply. This IR drive current is user programmable from 50 mA to 500 mA in increments of 50 mA. This output functions as General Purpose I/O with open-drain when the high current LED drive is not needed.

Embedded PWM IP

To provide an easier usage of the RGB high current drivers to drive RGB LED, a Pulse-Width Modulator IP can be embedded into the user design. This PWM IP provides the flexibility for user to dynamically change the settings on the ON-time duration, OFF-time duration, and ability to turn the LED lights on and off gradually with user set breath-on and breath-off time.

For additional information on the embedded PWM IP, please refer to TN1288, iCE40 LED Driver Usage Guide.

Non-Volatile Configuration Memory

All iCE40 Ultra devices provide a Non-Volatile Configuration Memory (NVCM) block which can be used to configure the device.

For more information on the NVCM, please refer to TN1248, iCE40 Programming and Configuration.

iCE40 Ultra Programming and Configuration

This section describes the programming and configuration of the iCE40 Ultra family.

Device Programming

The NVCM memory can be programmed through the SPI port. The SPI port is located in Bank 1, using SPI_{CCIO1} power supply.

Device Configuration

There are various ways to configure the Configuration RAM (CRAM), using SPI port, including:

- From a SPI Flash (Master SPI mode)
- System microprocessor to drive a Serial Slave SPI port (SSPI mode)

For more details on configuring the iCE40 Ultra, please see TN1248, iCE40 Programming and Configuration.

Power Saving Options

The iCE40 Ultra devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. Table 2-10 describes the function of these features.

Table 2-10. iCE40 Ultra Power Saving Features Description

Device Subsystem	Feature Description
IPLI	When LATCHINPUTVALUE is enabled, puts the PLL into low-power mode; PLL output held static at last input clock value.
iCEGate	To save power, the optional iCEGate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control.



Power-On Reset

All iCE40 Ultra devices have on-chip Power-On-Reset (POR) circuitry to ensure proper initialization of the device. Only three supply rails are monitored by the POR circuitry as follows: (1) V_{CC} , (2) SPI_{VCCIO1} and (3) $V_{PP_{2V5}}$. All other supply pins have no effect on the power-on reset feature of the device. Note that all supply voltage pins must be connected to power supplies for normal operation (including device configuration).

Power-Up Supply Sequencing

It is recommended to bring up the power supplies in the following order. Note that there is no specified timing delay between the power supplies, however, there is a requirement for each supply to reach a level of 0.5V, or higher, before any subsequent power supplies in the sequence are applied.

- V_{CC} and V_{CCPLL} should be the first two supplies to be applied. Note that these two supplies can be tied together subject to the recommendation to include a RC-based noise filter on the V_{CCPLL} (Please refer to TN1252, iCE40 Hardware Checklist.)
- SPI_V_{CCIO1} should be the next supply, and can be applied any time after the previous supplies (V_{CC} and V_{CCPLI}) have reached as level of 0.5 V or higher.
- 3. V_{PP_2V5} should be the next supply, and can be applied any time after previous supplies (V_{CC}, V_{CCPLL} and SPI_V_{CCIO1}) have reached a level of 0.5 V or higher.
- 4. Other Supplies (V_{CCIO0} and V_{CCIO2}) do not affect device power-up functionality, and they can be applied any time after the initial power supplies (V_{CC} and V_{CCPLL}) have reached a level of 0.5 V or greater.

There is no power down sequence required. However, when partial power supplies are powered down, it is required the above sequence to be followed when these supplies are repowered up again.


External Reset

When all power supplies have reached to their minimum operating voltage defined in Minimum Operation Condition Table, it is required to either keep CRESET_B LOW, or toggle CRESET_B from HIGH to LOW, for a duration of t_{CRESET_B} , and release it to go HIGH, to start configuration download from either the internal NVCM or the external Flash memory.

Figure 3-1 shows Power-Up sequence when SPI_{CCIO1} and $V_{PP_{2V5}}$ are connected separately, and the CRESET_B signal triggers configuration download. Figure 3-2 shows when SPI_{CCIO1} and $V_{PP_{2V5}}$ connected together.

All power supplies should be powered up during configuration. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration.

Figure 3-1. Power Up Sequence with SPI_V_{CCIO1} and V_{PP 2V5} Not Connected Together





Supply Current 1, 2, 3, 4, 5

Symbol	Parameter	Typ. V _{CC} = 1.2 V ⁴	Units
I _{CCSTDBY}	Core Power Supply Static Current	71	μΑ
I _{PP2V5STDBY}	V _{PP_2V5} Power Supply Static Current	0.55	μΑ
I _{SPI_VCCIO1STDBY}	SPI_V _{CCIO1} Power Supply Static Current	0.5	μΑ
ICCIOSTDBY	V _{CCIO} Power Supply Static Current	0.5	μΑ
I _{CCPEAK}	Core Power Supply Startup Peak Current	8.0	mA
I _{PP_2V5PEAK}	V _{PP_2V5} Power Supply Startup Peak Current	7.0	mA
I _{SPI_VCCIO1PEAK}	SPI_V _{CCIO1} Power Supply Startup Peak Current	9.0	mA
ICCIOPEAK	V _{CCIO} Power Supply Startup Peak Current	7.5	mA

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

- 2. Frequency = 0 MHz.
- 3. TJ = 25 °C, power supplies at nominal voltage, on devices processed in nominal process conditions.
- 4. Does not include pull-up.
- 5. Startup Peak Currents are measured with decoupling capacitance of 0.1 uF, 10 nF, and 1 nF to the power supply. Higher decoupling capacitance causes higher current.

User I²C Specifications

Parameter		spec (STD Mode)			spec (FAST Mode)			
Symbol	Parameter Description	Min	Тур	Max	Min	Тур	Max	Units
f _{SCL}	Maximum SCL clock frequency	_	_	100	_	_	400	kHz
t _{HI}	SCL clock HIGH Time	4	_	_	0.6	_	_	μs
t _{LO}	SCL clock LOW Time	4.7	_		1.3		_	μs
t _{SU,DAT}	Setup time (DATA)	250	_		100		_	ns
t _{HD,DAT}	Hold time (DATA)	0	_		0	_	_	ns
t _{SU,STA}	Setup time (START condition)	4.7	_	_	0.6	_	_	μs
t _{HD,STA}	Hold time (START condition)	4	_	_	0.6	_	_	μs
t _{SU,STO}	Setup time (STOP condition)	4	_		0.6		_	μs
t _{BUF}	Bus free time between STOP and START	4.7	_	_	1.3	_	_	μs
t _{CO,DAT}	SCL LOW to DATAOUT valid	-	_	3.4	<u> </u>	<u> </u>	0.9	μs

User SPI Specifications^{1, 2}

Parameter Symbol	Parameter Description	Min	Тур	Max	Units
f_{MAX}	Maximum SCK clock frequency			45	MHz

^{1.} All setup and hold time parameters on external SPI interface are design-specific and, therefore, generated by the Lattice Design Software tools. These parameters include the following:

t_{SUmaster} master Setup time (master mode)
 t_{HOLDmaster} master Hold time (master mode)
 t_{SUslave} slave Setup time (slave mode)
 t_{HOLDslave} slave Hold time (slave mode)
 t_{SCK2OUT} SCK to out (slave mode)

^{2.} The SCLK duty cycle needs to be specified in the Lattice Design Software as a timing constraint in order to ensure proper timing check on SCLK HIGH and LOW (t_{HI}, t_{LO}) time.



Typical Building Block Function Performance^{1, 2}

Pin-to-Pin Performance (LVCMOS25)

Function	Timing	Units	
Basic Functions			
16-bit decoder	16.5	ns	
4:1 MUX	18.0	ns	
16:1 MUX	19.5	ns	

Register-to-Register Performance

Function	Timing	Units			
Basic Functions					
16:1 MUX	110	MHz			
16-bit adder	100	MHz			
16-bit counter	100	MHz			
64-bit counter	40	MHz			
Embedded Memory Functions		,			
256x16 Pseudo-Dual Port RAM	150	MHz			

The above timing numbers are generated using the Lattice Design Software tool. Exact performance may
vary with device and tool version. The tool uses internal parameters that have been characterized but are not
tested on every device.

Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.

Maximum sysIO Buffer Performance¹

I/O Standard	Max. Speed	Units				
	Inputs					
LVCMOS33	250	MHz				
LVCMOS25	250	MHz				
LVCMOS18	250	MHz				
Outputs						
LVCMOS33	250	MHz				
LVCMOS25	250	MHz				
LVCMOS18	155	MHz				

^{1.} Measured with a toggling pattern

^{2.} Under worst case operating conditions.



iCE40 Ultra Family Data Sheet Pinout Information

June 2016 Data Sheet DS1048

Signal Descriptions

Signal Name		Function	I/O	Description
Power Supplie	s			
V _{CC}		Power	_	Core Power Supply
	CCIO1, VCCIO_2	Power	_	Power for I/Os in Bank 0, 1 and 2.
V _{PP_2V5}	_	Power	_	Power for NVCM programming and operations.
V _{CCPLL}		Power	_	Power for PLL
GND		GROUND	_	Ground
GND_LED		GROUND	_	Ground for LED drivers. Should connect to GND on board.
Configuration		<u>. </u>		
CRESETB		Configuration	I	Configuration Reset, active LOW. No internal pull-up resistor. Either actively driven externally or connect an 10 kOhm pull-up to V _{CCIO_1} .
CDONE		Configuration	I/O	Configuration Done. Includes a weak pull-up resistor to ${\rm SPI_V_{CCIO1}}.$
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
Config SPI		<u>. </u>		
Primary	Secondary			
CRESETB	_	Configuration	I	Configuration Reset, active LOW. No internal pull-up resistor. Either actively driven externally or connect an 10 kOhm pull-up to SPI_V _{CCIO1} .
PIOB_xx	CDONE	Configuration	I/O	Configuration Done. Includes a weak pull-up resistor to SPI_V _{CCIO1} .
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
Config SPI		·		
Primary	Secondary			
PIOB_34a SPI_SCK		Configuration	I/O	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs the clock to external SPI memory. In Slave SPI mode, this pin inputs the clock from external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
PIOB_32a	SPI_SDO	Configuration	Output	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs the command data to external SPI memory. In Slave SPI mode, this pin connects to the MISO pin of the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.





Signal Name		Function	I/O	Description		
PIOB_33b	SPI_SI	Configuration	Input	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin receives data from external SPI memory. In Slave SPI mode, this pin connects to the MOSI pin of the external processor.		
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.		
PIOB_35b SPI_SS_		Configuration	I/O	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs to the external SPI memory. In Slave SPI mode, this pin inputs from the external processor.		
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.		
Global Signals	•					
Primary	Secondary					
PIOT_46b	G0	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function		
		Global	Input	Global input used for high fanout, or clock/reset net. The G0 pin drives the GBUF0 global buffer		
PIOT_45a	G1	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function		
		Global	Input	Global input used for high fanout, or clock/reset net. The G1 pin drives the GBUF1 global buffer		
PIOT_25b	G3	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function		
		Global	Input	Global input used for high fanout, or clock/reset net. The G3 pin drives the GBUF3 global buffer		
PIOT_12a	G4	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function		
		Global	Input	Global input used for high fanout, or clock/reset net. The G4 pin drives the GBUF4 global buffer		
PIOT_11b	G5	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function		
		Global	Input	Global input used for high fanout, or clock/reset net. The G5 pin drives the GBUF5 global buffer		
PIOB_3b	G6	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function		
		Global	Input	Global input used for high fanout, or clock/reset net. The G6 pin drives the GBUF6 global buffer		
LED Signals						
RGB0		General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function		
		LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 24mA output to drive external LED		
RGB1		General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function		
		LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 24mA output to drive external LED		



Pinout Information iCE40 Ultra Family Data Sheet

Signal Name	Function	I/O	Description
RGB2	General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function
	LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 24mA output to drive external LED
IRLED	General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function
	LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 500mA output to drive external LED
PIOT_xx	General I/O	I/O	In user mode, with user's choice, this pin can be programmed as I/O in user function in the top $(xx = I/O location)$
PIOB_xx	General I/O	I/O	In user mode, with user's choice, this pin can be programmed as I/O in user function in the bottom ($xx = I/O$ location)



Pin Information Summary

Pin Type		iCE5LP1K		iCE5LP2K			iCE5LP4K			
		CM36	SWG36	SG48 ¹	CM36	SWG36	SG48 ¹	CM36	SWG36	SG48 ¹
General Purpose I/O	Bank 0	12	5	17	12	5	17	12	5	17
Per Bank	Bank 1	4	15	14	4	15	14	4	15	14
	Bank 2	10	6	8	10	6	8	10	6	8
Total General Purpose	e I/Os	26	26	39	26	26	39	26	26	39
V _{CC}		1	1	2	1	1	2	1	1	2
V _{CCIO}	Bank 0	1	1	1	1	1	1	1	1	1
	Bank 1	1	1	1	1	1	1	1	1	1
	Bank 2	1	1	1	1	1	1	1	1	1
V _{CCPLL}		1	1	1	1	1	1	1	1	1
V _{PP_2V5}		1	1	1	1	1	1	1	1	1
Dedicated Config Pins		1	1	2	1	1	2	1	1	2
GND		2	2	0	2	2	0	2	2	0
GND_LED		1	1	0	1	1	0	1	1	0
Total Balls		36	36	48	36	36	48	36	36	48


 ⁴⁸⁻pin QFN package (SG48) requires the package paddle to be connected to GND.



iCE40 Ultra Family Data Sheet Ordering Information

June 2016 Data Sheet DS1048

iCE5LP Part Number Description



Tape and Reel Quantity

Package	TR Quantity
CM36	4,000
SWG36	5,000
SG48	2,000



iCE40 Ultra Family Data Sheet Supplemental Information

October 2014 Data Sheet DS1048

For Further Information

A variety of technical notes for the iCE40 Ultra family are available on the Lattice web site.

- TN1248, iCE40 Programming and Configuration
- TN1274, iCE40 SPI/I2C Hardened IP Usage Guide
- TN1276, Advanced iCE40 SPI/I2C Hardened IP Usage Guide
- TN1250, Memory Usage Guide for iCE40 Devices
- TN1251, iCE40 sysCLOCK PLL Design and Usage Guide
- TN1252, iCE40 Hardware Checklist
- TN1288, iCE40 LED Driver Usage Guide
- TN1295, DSP Function Usage Guide for iCE40 Devices
- TN1296, iCE40 Oscillator Usage Guide
- iCE40 Ultra Pinout Files
- iCE40 Ultra Pin Migration Files
- Thermal Management document
- Lattice design tools
- Schematic Symbols



Date	Version	Section	Change Summary		
August 2014	1.4	All	Removed Preliminary document status.		
		Introduction	Updated General Description section. Added information on high current driver.		
			Updated Features section. — Changed standby current typical to as low as 71 μA. — Changed feature to Embedded Memory. — Updated Table 1-1, iCE40 Ultra Family Selection Guide. Added NVCM and Embedded PWM IP rows. Added (MULT16 with 32-bit Accumulator) to DSP Block. Added Total I/O (Dedicated I/O) Count data.		
			General update to Introduction section.		
		Architecture	Updated Architecture Overview section. — Revised and added information on sysIO banks. — Updated reference for embedded PWM IP.		
			Updated iCE40 Ultra Programming and Configuration section. — Changed SPI1 to SPI. — Changed VCCIO_1 to SPI_V _{CCIO1} .		
		DC and Switching Characteristics	Updated Absolute Maximum Ratings section. Changed PLL Supply Voltage VCCPLL value.		
			Updated Recommended Operating Conditions section. Added footnote to VCCPLL.		
			Updated Power-up Sequence section. General update.		
			Updated Power-On-Reset Voltage Levels section. Changed the V_{PORUP} V_{CC} Max.value.		
			Updated DC Electrical Characteristics section. Added C_3 and C_4 information.		
			Updated Supply Current section. — Completed Typ. VCC =1.2 V4 data. — Changed symbols to I _{SPI_VCCIO1STDBY} and I _{SPI_VCCIO1PEAK} . — Added information to footnote 3.		
			Updated Internal Oscillators (HFOSC, LFOSC) section. General update.		
			Updated iCE40 Ultra External Switching Characteristics section. Added Max. value for t _{COPLL} . Added Min. values for t _{SUPLL} and t _{HPLL} .		
			Updated sysCLOCK PLL Timing section. Added Max. value for t _{OPJIT} .		
			Updated sysCONFIG Port Timing Specifications section. — Added T _{SU} and T _{HD} information. — Added footnote 3 to Master SPI.		
			Updated High Current LED and IR LED Drive section. Updated Min. value.		
July 2014	1.3	All	Changed document status from Advance to Preliminary.		
		Introduction	Updated Features section. Adjusted Ultra-low Power Devices standby current.		
		DC and Switching Characteristics	Updated AC/DC specifications numbers.		





		0 1	010
Date	Version	Section	Change Summary
June 2014	1.2	All	Product name changed to iCE40 Ultra.
		Introduction	Updated Table 1-1, iCE40 Ultra Family Selection Guide. Removed 30-ball WLCSP.
		DC and Switching Characteristics	Updated values in the following sections: — Supply Current — Internal Oscillators (HFOSC, LFOSC) — Power Supply Ramp Rates — Power-On-Reset Voltage Levels — SPI Master or NVCM Configuration Time
			Indicated TBD for values to be determined.
		Pinout Information	Updated Signal Descriptions section. Removed 30-pin WLCSP.
			Updated Pin Information Summary section. Removed SWG30 values.
		Ordering Information	Updated iCE5LP Part Number Description section. Removed 30-ball WLCSP.
			Updated Ordering Part Numbers section. Removed SWG30 and UWG30 part numbers.
May 2014	01.1	Introduction	Updated General Description, Features, and Introduction sections. Removed hardened RGB PWM IP information.
		Architecture	Updated Architecture Overview section. Removed the RGB IP block in Figure 2-1, iCE5LP-4K Device, Top View, Figure 2-8, I/O Bank and Programmable I/O, and in the text content.
			Updated High Current Drive I/O Pins section. Removed hardened RGB PWM IP information.
			Updated Power On Reset section. Removed content on Vccio_2 power down option.
			Replaced RGB PWM Block section with Embedded PWM IP section.
		DC and Switching Characteristics	Removed RGB PWM Block Timing section.
April 2014	01.0	All	Initial release.