

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	440
Number of Logic Elements/Cells	3520
Total RAM Bits	81920
Number of I/O	12
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	20-UFBGA, WLCSP
Supplier Device Package	20-WLCSP (1.71x2.06)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice5lp4k-uwg20itr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## iCE40 Ultra Family Data Sheet Introduction

June 2016 Data Sheet DS1048

### **General Description**

iCE40 Ultra family is an ultra-low power FPGA and sensor manager designed for ultra-low power mobile applications, such as smartphones, tablets and hand-held devices. The iCE40 Ultra family includes integrated SPI and I<sup>2</sup>C blocks to interface with virtually all mobile sensors and application processors. The iCE40 Ultra family also features two on-chip oscillators, 10 kHz and 48 MHz. The LFOSC (10 kHz) is ideal for low power function in always-on applications, while HFOSC (48 MHz) can be used for awaken activities.

The iCE40 Ultra family also features DSP functional block to off-load Application Processor to pre-process information sent from the mobile sensors. The embedded RGB PWM IP, with the three 24 mA constant current RGB outputs on the iCE40 Ultra provides all the necessary logic to directly drive the service LED, without the need of external MOSFET or buffer.

The 500 mA constant current IR driver output provides a direct interface to external LED for application such as IrDA functions. Users simply implement the modulation logic that meets his needs, and connect the IR driver directly to the LED, without the need of external MOSFET or buffer. This high current IR driver can also be used as Barcode Emulation, sending barcode information to external Barcode Reader.

The iCE40 Ultra family of devices are targeting for mobile applications to perform functions such as IrDA, Service LED, Barcode Emulation, GPIO Expander, SDIO Level Shift, and other custom functions.

The iCE40 Ultra family features three device densities, from 1100 to 3520 Look Up Tables (LUTs) of logic with programmable I/Os that can be used as either SPI/I<sup>2</sup>C interface ports or general purpose I/O's. It also has up to 80 kbits of Block RAMs to work with user logic.

#### **Features**

#### **■** Flexible Logic Architecture

- Three devices with 1100 to 3520 LUTs
- Offered in WLCS, ucfBGA and QFN packages

#### ■ Ultra-low Power Devices

- Advanced 40 nm ultra-low power process
- As low as 71 μA standby current typical

#### **■** Embedded Memory

- Up to 80 kbits sysMEM™ Embedded Block RAM
- Two Hardened I<sup>2</sup>C Interfaces
- Two Hardened SPI Interfaces

#### ■ Two On-Chip Oscillators

- Low Frequency Oscillator 10 kHz
- High Frequency Oscillator 48 MHz

#### ■ 24 mA Current Drive RGB LED Outputs

- Three drive outputs in each device
- User selectable sink current up to 24 mA

#### ■ 500 mA Current Drive IR LED Output

- One IR drive output in each device
- User selectable sink current up to 500 mA

#### On-chip DSP

- Signed and unsigned 8-bit or 16-bit functions
- Functions include Multiplier, Accumulator, and Multiply-Accumulate (MAC)

#### **■** Flexible On-Chip Clocking

- Eight low skew global signal resource, six can be directly driven from external pins
- One PLL with dynamic interface per device

#### ■ Flexible Device Configuration

- SRAM is configured through:
  - Standard SPI Interface
  - Internal Nonvolatile Configuration Memory (NVCM)

#### ■ Ultra-Small Form Factor

• As small as 2.078 mm x 2.078 mm

#### Applications

- Smartphones
- Tablets and Consumer Handheld Devices
- Handheld Commercial and Industrial Devices
- Multi Sensor Management Applications
- Sensor Pre-processing and Sensor Fusion
- Always-On Sensor Applications
- USB 3.1 Type C Cable Detect / Power Delivery Applications

© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The iCE40 Ultra devices have one sys-CLOCK PLL. REFERENCECLK is the reference frequency input to the PLL and its source can come from an external I/O pin, the internal Oscillator Generators from internal routing. EXTFEEDBACK is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLLOUT output has an output divider, thus allowing the PLL to generate different frequencies for each output. The output divider can have a value from 1 to 64 (in increments of 2X). The PLLOUT outputs can all be used to drive the iCE40 Ultra global clock network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-3.

The timing of the device registers can be optimized by programming a phase shift into the PLLOUT output clock which will advance or delay the output clock with reference to the REFERENCECLK clock. This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the tLOCK parameter has been satisfied.

There is an additional feature in the iCE40 Ultra PLL. There are 2 FPGA controlled inputs, SCLK and SDI, that allows the user logic to serially shift in data thru SDI, clocked by SCLK clock. The data shifted in would change the configuration settings of the PLL. This feature allows the PLL to be time multiplexed for different functions, with different clock rates. After the data is shifted in, user would simply pulse the RESET input of the PLL block, and the PLL will re-lock with the new settings. For more details, please refer to TN1251, iCE40 sysCLOCK PLL Design and Usage Guide.

Figure 2-3. PLL Diagram




Table 2-3 provides signal descriptions of the PLL block.



#### RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

#### **Memory Cascading**

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

#### **RAM4k Block**

Figure 2-4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.

Figure 2-4. sysMEM Memory Primitives




Table 2-5. EBR Signal Descriptions

Signal Name	Direction	Description
WDATA[15:0]	Input	Write Data input.
MASK[15:0]	Input	Masks write operations for individual data bit-lines.  0 = write bit  1 = do not write bit
WADDR[7:0]	Input	Write Address input. Selects one of 256 possible RAM locations.
WE	Input	Write Enable input.
WCLKE	Input	Write Clock Enable input.
WCLK	Input	Write Clock input. Default rising-edge, but with falling-edge option.
RDATA[15:0]	Output	Read Data output.
RADDR[7:0]	Input	Read Address input. Selects one of 256 possible RAM locations.
RE	Input	Read Enable input.
RCLKE	Input	Read Clock Enable input.
RCLK	Input	Read Clock input. Default rising-edge, but with falling-edge option.

For further information on the sysMEM EBR block, please refer to TN1250, Memory Usage Guide for iCE40 Devices.



## Figure 2-6. sysDSP 8-bit x 8-bit Multiplier




Figure 2-7 shows the path for an 16-bit x 16-bit Multiplier using the upper half of sysDSP block.



Figure 2-9. iCE I/O Register Block Diagram




Table 2-7. PIO Signal List

Pin Name	I/O Type	Description
OUTPUT_CLK	Input	Output register clock
CLOCK_ENABLE	Input	Clock enable
INPUT_CLK	Input	Input register clock
OUTPUT_ENABLE	Input	Output enable
D_OUT_0/1	Input	Data from the core
D_IN_0/1	Output	Data to the core
LATCH_INPUT_VALUE	Input	Latches/holds the Input Value

#### sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems with LVCMOS interfaces.



#### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$ ,  $SPI\_V_{CCIO1}$ , and  $V_{PP\_2V5}$  reach the level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. You must ensure that all  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a device prior to configuration is tri-stated with a weak pull-up to  $V_{CCIO}$ . The I/O pins maintain the pre-configuration state until  $V_{CC}$ ,  $SPI\_V_{CCIO1}$ , and  $V_{PP\_2V5}$  reach the defined levels. The I/Os take on the software user-configured settings only after POR signal is deactivated and the device performs a proper download/configuration. Unused I/Os are automatically blocked and the pull-up termination is disabled.

#### **Supported Standards**

The iCE40 Ultra sysIO buffer supports both single-ended input/output standards, and used as differential comparators. The buffer supports the LVCMOS 1.8, 2.5, and 3.3 V standards. The buffer has individually configurable options for bus maintenance (weak pull-up or none).

Table 2-8 and Table 2-9 show the I/O standards (together with their supply and reference voltages) supported by the iCE40 Ultra devices.

#### **Differential Comparators**

The iCE40 Ultra devices provide differential comparator on pairs of I/O pins. These comparators are useful in some mobile applications. Please refer to the Pin Information Summary section to locate the corresponding paired I/Os with differential comparators.

Table 2-8. Supported Input Standards

Input Standard	V <sub>CCIO</sub> (Typical)					
input Standard	3.3 V	2.5 V	1.8 V			
Single-Ended Interfaces	•	•	•			
LVCMOS33	✓					
LVCMOS25		✓				
LVCMOS18			✓			

Table 2-9. Supported Output Standards

Output Standard V <sub>CCIO</sub> (Typical)		
Single-Ended Interfaces		
LVCMOS33	3.3 V	
LVCMOS25	2.5 V	
LVCMOS18	1.8 V	

#### **On-Chip Oscillator**

The iCE40 Ultra devices feature two different frequency Oscillator. One is tailored for low-power operation that runs at low frequency (LFOSC). Both Oscillators are controlled with internally generated current.

The LFOSC runs at nominal frequency of 10 kHz. The high frequency oscillator (HFOSC) runs at a nominal frequency of 48 MHz, divisible to 24 MHz, 12 MHz, or 6 MHz by user option. The LFOSC can be used to perform all always-on functions, with the lowest power possible. The HFOSC can be enabled when the always-on functions detect a condition that would need to wake up the system to perform higher frequency functions.



There is one output on each device that can sink up to 500 mA current. This output is open-drain, and provides sinking current to drive an external IR LED connecting to the positive supply. This IR drive current is user programmable from 50 mA to 500 mA in increments of 50 mA. This output functions as General Purpose I/O with open-drain when the high current LED drive is not needed.

#### **Embedded PWM IP**

To provide an easier usage of the RGB high current drivers to drive RGB LED, a Pulse-Width Modulator IP can be embedded into the user design. This PWM IP provides the flexibility for user to dynamically change the settings on the ON-time duration, OFF-time duration, and ability to turn the LED lights on and off gradually with user set breath-on and breath-off time.

For additional information on the embedded PWM IP, please refer to TN1288, iCE40 LED Driver Usage Guide.

#### **Non-Volatile Configuration Memory**

All iCE40 Ultra devices provide a Non-Volatile Configuration Memory (NVCM) block which can be used to configure the device.

For more information on the NVCM, please refer to TN1248, iCE40 Programming and Configuration.

### iCE40 Ultra Programming and Configuration

This section describes the programming and configuration of the iCE40 Ultra family.

#### **Device Programming**

The NVCM memory can be programmed through the SPI port. The SPI port is located in Bank 1, using  $SPI_{CCIO1}$  power supply.

#### **Device Configuration**

There are various ways to configure the Configuration RAM (CRAM), using SPI port, including:

- From a SPI Flash (Master SPI mode)
- System microprocessor to drive a Serial Slave SPI port (SSPI mode)

For more details on configuring the iCE40 Ultra, please see TN1248, iCE40 Programming and Configuration.

#### **Power Saving Options**

The iCE40 Ultra devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. Table 2-10 describes the function of these features.

Table 2-10. iCE40 Ultra Power Saving Features Description

Device Subsystem	Feature Description
IPLI	When LATCHINPUTVALUE is enabled, puts the PLL into low-power mode; PLL output held static at last input clock value.
iCEGate	To save power, the optional iCEGate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control.



## iCE40 Ultra Family Data Sheet DC and Switching Characteristics

June 2016 Data Sheet DS1048

## **Absolute Maximum Ratings**<sup>1, 2, 3</sup>

Supply Voltage V <sub>CC</sub>	V
Output Supply Voltage V <sub>CCIO</sub>	V
NVCM Supply Voltage V <sub>PP_2V5</sub>	٧
PLL Supply Voltage V <sub>CCPLL</sub> 0.5 V to 1.42 \	V
I/O Tri-state Voltage Applied0.5 V to 3.60 \	V
Dedicated Input Voltage Applied	V
Storage Temperature (Ambient)—65 °C to 150 °C	С
Junction Temperature (T <sub>J</sub> )	С

<sup>1.</sup> Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## Recommended Operating Conditions<sup>1</sup>

Symbol	Parameter			Max.	Units
V <sub>CC</sub> <sup>1</sup>	Core Supply	Core Supply Voltage		1.26	V
		Slave SPI Configuration	1.71 4	3.46	V
N/	VPP_2V5 NVCM Programming and	Master SPI Configuration	2.30	3.46	V
V <sub>PP_2V5</sub>	Operating Supply Voltage	Configuration from NVCM	2.30	3.46	V
		NVCM Programming	2.30	3.00	V
V <sub>CCIO</sub> <sup>1, 2, 3</sup>	I/O Driver Supply Voltage	V <sub>CCIO_0</sub> , SPI_V <sub>CCIO1</sub> , V <sub>CCIO_2</sub>	1.71	3.46	V
V <sub>CCPLL</sub>	PLL Supply Voltage		1.14	1.26	V
t <sub>JCOM</sub>	Junction Temperature Commercial Operation		0	85	°C
t <sub>JIND</sub>	Junction Temperature Industrial Operation		-40	100	°C
t <sub>PROG</sub>	Junction Temperature NVCM Programming		10.00	30.00	°C

Like power supplies must be tied together if they are at the same supply voltage and they meet the power up sequence requirement. Please refer to Power-Up Supply Sequencing section. V<sub>CC</sub> and V<sub>CCPLL</sub> are recommended to tie to same supply with an RC-based noise filter between them. Please refer to TN1252, iCE40 Hardware Checklist.

## Power Supply Ramp Rates<sup>1, 2</sup>

Symbol	Parameter	Min.	Max.	Units
t <sub>RAMP</sub>	Power supply ramp rates for all power supplies.	0.6	10	V/ms

<sup>1.</sup> Assumes monotonic ramp rates.

<sup>2.</sup> Compliance with the Lattice Thermal Management document is required.

<sup>3.</sup> All voltages referenced to GND.

<sup>2.</sup> See recommended voltages by I/O standard in subsequent table.

<sup>3.</sup>  $V_{CCIO}$  pins of unused I/O banks should be connected to the  $V_{CC}$  power supply on boards.

V<sub>PP\_2V5</sub> can, optionally, be connected to a 1.8 V (+/-5%) power supply in Slave SPI Configuration mode subject to the condition that none of the HFOSC/LFOSC and RGB LED / IR LED driver features are used. Otherwise, V<sub>PP\_2V5</sub> must be connected to a power supply with a minimum 2.30 V level.

<sup>2.</sup> Power up sequence must be followed. Please refer to Power-Up Supply Sequencing section.



#### **Power-On Reset**

All iCE40 Ultra devices have on-chip Power-On-Reset (POR) circuitry to ensure proper initialization of the device. Only three supply rails are monitored by the POR circuitry as follows: (1)  $V_{CC}$ , (2)  $SPI_{VCCIO1}$  and (3)  $V_{PP_{2V5}}$ . All other supply pins have no effect on the power-on reset feature of the device. Note that all supply voltage pins must be connected to power supplies for normal operation (including device configuration).

### Power-Up Supply Sequencing

It is recommended to bring up the power supplies in the following order. Note that there is no specified timing delay between the power supplies, however, there is a requirement for each supply to reach a level of 0.5V, or higher, before any subsequent power supplies in the sequence are applied.

- V<sub>CC</sub> and V<sub>CCPLL</sub> should be the first two supplies to be applied. Note that these two supplies can be tied together subject to the recommendation to include a RC-based noise filter on the V<sub>CCPLL</sub> (Please refer to TN1252, iCE40 Hardware Checklist.)
- SPI\_V<sub>CCIO1</sub> should be the next supply, and can be applied any time after the previous supplies (V<sub>CC</sub> and V<sub>CCPLI</sub>) have reached as level of 0.5 V or higher.
- 3. V<sub>PP\_2V5</sub> should be the next supply, and can be applied any time after previous supplies (V<sub>CC</sub>, V<sub>CCPLL</sub> and SPI\_V<sub>CCIO1</sub>) have reached a level of 0.5 V or higher.
- 4. Other Supplies (V<sub>CCIO0</sub> and V<sub>CCIO2</sub>) do not affect device power-up functionality, and they can be applied any time after the initial power supplies (V<sub>CC</sub> and V<sub>CCPLL</sub>) have reached a level of 0.5 V or greater.

There is no power down sequence required. However, when partial power supplies are powered down, it is required the above sequence to be followed when these supplies are repowered up again.


#### **External Reset**

When all power supplies have reached to their minimum operating voltage defined in Minimum Operation Condition Table, it is required to either keep CRESET\_B LOW, or toggle CRESET\_B from HIGH to LOW, for a duration of  $t_{CRESET_B}$ , and release it to go HIGH, to start configuration download from either the internal NVCM or the external Flash memory.

Figure 3-1 shows Power-Up sequence when  $SPI_{CCIO1}$  and  $V_{PP_{2V5}}$  are connected separately, and the CRESET\_B signal triggers configuration download. Figure 3-2 shows when  $SPI_{CCIO1}$  and  $V_{PP_{2V5}}$  connected together.

All power supplies should be powered up during configuration. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration.

Figure 3-1. Power Up Sequence with SPI\_V<sub>CCIO1</sub> and V<sub>PP 2V5</sub> Not Connected Together





## Supply Current 1, 2, 3, 4, 5

Symbol Parameter		Typ. V <sub>CC</sub> = 1.2 V <sup>4</sup>	Units
I <sub>CCSTDBY</sub>	Core Power Supply Static Current	71	μΑ
I <sub>PP2V5STDBY</sub>	V <sub>PP_2V5</sub> Power Supply Static Current	0.55	μΑ
I <sub>SPI_VCCIO1STDBY</sub>	SPI_V <sub>CCIO1</sub> Power Supply Static Current	0.5	μΑ
ICCIOSTDBY	V <sub>CCIO</sub> Power Supply Static Current	0.5	μΑ
I <sub>CCPEAK</sub>	Core Power Supply Startup Peak Current	8.0	mA
I <sub>PP_2V5PEAK</sub>	V <sub>PP_2V5</sub> Power Supply Startup Peak Current	7.0	mA
I <sub>SPI_VCCIO1PEAK</sub>	SPI_V <sub>CCIO1</sub> Power Supply Startup Peak Current	9.0	mA
ICCIOPEAK	V <sub>CCIO</sub> Power Supply Startup Peak Current	7.5	mA

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

- 2. Frequency = 0 MHz.
- 3. TJ = 25 °C, power supplies at nominal voltage, on devices processed in nominal process conditions.
- 4. Does not include pull-up.
- 5. Startup Peak Currents are measured with decoupling capacitance of 0.1 uF, 10 nF, and 1 nF to the power supply. Higher decoupling capacitance causes higher current.

## **User I<sup>2</sup>C Specifications**

Parameter		spec (STD Mode)			spec (FAST Mode)			
Symbol	Parameter Description	Min	Тур	Max	Min	Тур	Max	Units
f <sub>SCL</sub>	Maximum SCL clock frequency	_	_	100	_	_	400	kHz
t <sub>HI</sub>	SCL clock HIGH Time	4	_	_	0.6	_	_	μs
t <sub>LO</sub>	SCL clock LOW Time	4.7	_		1.3		_	μs
t <sub>SU,DAT</sub>	Setup time (DATA)	250	_		100		_	ns
t <sub>HD,DAT</sub>	Hold time (DATA)	0	_		0	_	_	ns
t <sub>SU,STA</sub>	Setup time (START condition)	4.7	_	_	0.6	_	_	μs
t <sub>HD,STA</sub>	Hold time (START condition)	4	_	_	0.6	_	_	μs
t <sub>SU,STO</sub>	Setup time (STOP condition)	4	_		0.6		_	μs
t <sub>BUF</sub>	Bus free time between STOP and START	4.7	_	_	1.3	_	_	μs
t <sub>CO,DAT</sub>	SCL LOW to DATAOUT valid	<u> </u>	_	3.4	<u> </u>	<u> </u>	0.9	μs

## User SPI Specifications<sup>1, 2</sup>

Parameter Symbol	Parameter Description	Min	Тур	Max	Units
$f_{MAX}$	Maximum SCK clock frequency			45	MHz

<sup>1.</sup> All setup and hold time parameters on external SPI interface are design-specific and, therefore, generated by the Lattice Design Software tools. These parameters include the following:

t<sub>SUmaster</sub> master Setup time (master mode)
 t<sub>HOLDmaster</sub> master Hold time (master mode)
 t<sub>SUslave</sub> slave Setup time (slave mode)
 t<sub>HOLDslave</sub> slave Hold time (slave mode)
 t<sub>SCK2OUT</sub> SCK to out (slave mode)

<sup>2.</sup> The SCLK duty cycle needs to be specified in the Lattice Design Software as a timing constraint in order to ensure proper timing check on SCLK HIGH and LOW (t<sub>HI</sub>, t<sub>LO</sub>) time.



## iCE40 Ultra Family Timing Adders

#### Over Recommended Commercial Operating Conditions<sup>1, 2, 3</sup>

Buffer Type	Buffer Type Description		Units
Input Adjusters	·		
LVCMOS33	LVCMOS, V <sub>CCIO</sub> = 3.3 V	0.18	ns
LVCMOS25	LVCMOS, V <sub>CCIO</sub> = 2.5 V	0	ns
LVCMOS18	LVCMOS, V <sub>CCIO</sub> = 1.8 V	0.19	ns
Output Adjusters	·		
LVCMOS33	LVCMOS, V <sub>CCIO</sub> = 3.3 V	-0.12	ns
LVCMOS25	LVCMOS, V <sub>CCIO</sub> = 2.5 V	0	ns
LVCMOS18	LVCMOS, V <sub>CCIO</sub> = 1.8 V	1.32	ns

<sup>1.</sup> Timing adders are relative to LVCMOS25 and characterized but not tested on every device.

## iCE40 Ultra External Switching Characteristics

#### **Over Recommended Commercial Operating Conditions**

Parameter	Description	Device	Min	Max	Units
Clocks			I	<u>I</u>	,
Global Clocks					
f <sub>MAX_GBUF</sub>	Frequency for Global Buffer Clock network	All devices	_	185	MHz
t <sub>W_GBUF</sub>	Clock Pulse Width for Global Buffer	All devices	2	_	ns
t <sub>SKEW_GBUF</sub>	Global Buffer Clock Skew Within a Device	All devices	_	500	ps
Pin-LUT-Pin Prop	agation Delay				
t <sub>PD</sub>	Best case propagation delay through one LUT logic	All devices	_	9.0	ns
General I/O Pin Pa	arameters (Using Global Buffer Clock without F	PLL) <sup>1</sup>	•	•	•
t <sub>SKEW_IO</sub>	Data bus skew across a bank of IOs	All devices	_	410	ps
t <sub>CO</sub>	Clock to Output – PIO Output Register	All devices	_	9.0	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	All devices	-0.5	_	ns
t <sub>H</sub>	Clock to Data Hold – PIO Input Register	All devices	5.55	_	ns
General I/O Pin Pa	arameters (Using Global Buffer Clock with PLL	)			
t <sub>COPLL</sub>	Clock to Output – PIO Output Register	All Devices	_	2.9	ns
t <sub>SUPLL</sub>	Clock to Data Setup - PIO Input Register	All Devices	5.9	_	ns
t <sub>HPLL</sub>	Clock to Data Hold – PIO Input Register	All Devices	-0.6	_	ns

<sup>1.</sup> All the data is from the worst case condition.

<sup>2.</sup> LVCMOS timing measured with the load specified in Switching Test Condition table.

<sup>3.</sup> Commercial timing numbers are shown.



## SPI Master or NVCM Configuration Time<sup>1, 2</sup>

Symbol	Parameter	Conditions	Max.	Units
		All devices – Low Frequency (Default)	95	ms
t <sub>CONFIG</sub>	POR/CRESET_B to Device I/O Active	All devices – Medium frequency	35	ms
		All devices – High frequency	18	ms

<sup>1.</sup> Assumes sysMEM Block is initialized to an all zero pattern if they are used.

## sysCONFIG Port Timing Specifications

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
All Configurat	tion Modes			l		
t <sub>CRESET_B</sub>	Minimum CRESET_B LOW pulse width required to restart configuration, from falling edge to rising edge		200	_	_	ns
t <sub>DONE_IO</sub>	Number of configuration clock cycles after CDONE goes HIGH before the PIO pins are activated		49	_	_	Clock Cycles
Slave SPI	,			l		
<sup>t</sup> cr_sck	Minimum time from a rising edge on CRESET_B until the first SPI WRITE operation, first SPI_XCK clock. During this time, the iCE40 Ultra device is clearing its internal configuration memory		1200	_	_	μѕ
_	CCL K alask fragueray	Write	1	_	25	MHz
f <sub>MAX</sub>	CCLK clock frequency	Read <sup>1</sup>	_	15	_	MHz
t <sub>CCLKH</sub>	CCLK clock pulsewidth HIGH		20	_	_	ns
t <sub>CCLKL</sub>	CCLK clock pulsewidth LOW		20	_	_	ns
t <sub>STSU</sub>	CCLK setup time		12	_	_	ns
t <sub>STH</sub>	CCLK hold time		12	_	_	ns
t <sub>STCO</sub>	CCLK falling edge to valid output		13	_	_	ns
Master SPI <sup>3</sup>					•	•
		Low Frequency (Default)	7.0	12.0	17.0	MHz
f <sub>MCLK</sub>	MCLK clock frequency	Medium Frequency <sup>2</sup>	21.0	33.0	45.0	MHz
		High Frequency <sup>2</sup>	33.0	53.0	71.0	MHz
t <sub>MCLK</sub>	CRESET_B HIGH to first MCLK edge		1200	_	_	μs
t <sub>SU</sub>	CCLK setup time <sup>4</sup>		9.9	_	_	ns
t <sub>HD</sub>	CCLK hold time		1	_	_	ns

<sup>1.</sup> Supported with 1.2 V Vcc and at 25 °C.

<sup>2.</sup> The NVCM download time is measured with a fast ramp rate starting from the maximum voltage of POR trip point.

<sup>2.</sup> Extended range fMAX Write operations support up to 53 MHz with 1.2 V Vcc and at 25 °C.

<sup>3.</sup> t<sub>SU</sub> and t<sub>HD</sub> timing must be met for all MCLK frequency choices.

<sup>4.</sup> For considerations of SPI Master Configuration Mode, please refer to TN1248, iCE40 Programming and Configuration.



# iCE40 Ultra Family Data Sheet Pinout Information

June 2016 Data Sheet DS1048

## **Signal Descriptions**

Signal Name		Function	I/O	Description
Power Supplie	es	1		
V <sub>CC</sub>		Power	_	Core Power Supply
	CCIO1, VCCIO_2	Power	_	Power for I/Os in Bank 0, 1 and 2.
V <sub>PP_2V5</sub>		Power	_	Power for NVCM programming and operations.
V <sub>CCPLL</sub>		Power	_	Power for PLL
GND		GROUND	_	Ground
GND_LED		GROUND	_	Ground for LED drivers. Should connect to GND on board.
Configuration		·		
CRESETB		Configuration	I	Configuration Reset, active LOW. No internal pull-up resistor. Either actively driven externally or connect an 10 kOhm pull-up to $V_{\text{CCIO}\_1}$ .
CDONE		Configuration	I/O	Configuration Done. Includes a weak pull-up resistor to ${\rm SPI\_V_{CCIO1}}$ .
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
Config SPI				
Primary	Secondary			
CRESETB	_	Configuration	I	Configuration Reset, active LOW. No internal pull-up resistor. Either actively driven externally or connect an 10 kOhm pull-up to SPI_V <sub>CCIO1</sub> .
PIOB_xx	CDONE	Configuration	I/O	Configuration Done. Includes a weak pull-up resistor to SPI_V <sub>CCIO1</sub> .
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
Config SPI		·		
Primary	Secondary			
PIOB_34a SPI_SCI		Configuration	I/O	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs the clock to external SPI memory. In Slave SPI mode, this pin inputs the clock from external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
PIOB_32a	SPI_SDO	Configuration	Output	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs the command data to external SPI memory. In Slave SPI mode, this pin connects to the MISO pin of the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.





Signa	al Name	Function	I/O	Description
PIOB_33b	SPI_SI	Configuration	Input	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin receives data from external SPI memory. In Slave SPI mode, this pin connects to the MOSI pin of the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
PIOB_35b	SPI_SS_B	Configuration	I/O	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs to the external SPI memory. In Slave SPI mode, this pin inputs from the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
Global Signals				
Primary	Secondary			
PIOT_46b	G0	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
		Global	Input	Global input used for high fanout, or clock/reset net. The G0 pin drives the GBUF0 global buffer
PIOT_45a	G1	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
		Global	Input	Global input used for high fanout, or clock/reset net. The G1 pin drives the GBUF1 global buffer
PIOT_25b	G3	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
		Global	Input	Global input used for high fanout, or clock/reset net. The G3 pin drives the GBUF3 global buffer
PIOT_12a	G4	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
		Global	Input	Global input used for high fanout, or clock/reset net. The G4 pin drives the GBUF4 global buffer
PIOT_11b	G5	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
		Global	Input	Global input used for high fanout, or clock/reset net. The G5 pin drives the GBUF5 global buffer
PIOB_3b	G6	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function
		Global	Input	Global input used for high fanout, or clock/reset net. The G6 pin drives the GBUF6 global buffer
LED Signals	•	•	•	
RGB0		General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function
		LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 24mA output to drive external LED
RGB1		General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function
		LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 24mA output to drive external LED



## Pinout Information iCE40 Ultra Family Data Sheet

Signal Name	Function	I/O	Description
RGB2	General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function
	LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 24mA output to drive external LED
IRLED	General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function
	LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 500mA output to drive external LED
PIOT_xx	General I/O	I/O	In user mode, with user's choice, this pin can be programmed as I/O in user function in the top $(xx = I/O   location)$
PIOB_xx	General I/O	I/O	In user mode, with user's choice, this pin can be programmed as I/O in user function in the bottom ( $xx = I/O$ location)



## **Pin Information Summary**

Pin Type			iCE5LP1K		iCE5LP2K			iCE5LP4K		
		CM36	SWG36	SG48 <sup>1</sup>	CM36	SWG36	SG48 <sup>1</sup>	CM36	SWG36	SG48 <sup>1</sup>
General Purpose I/O	Bank 0	12	5	17	12	5	17	12	5	17
Per Bank	Bank 1	4	15	14	4	15	14	4	15	14
	Bank 2	10	6	8	10	6	8	10	6	8
Total General Purpose	e I/Os	26	26	39	26	26	39	26	26	39
V <sub>CC</sub>		1	1	2	1	1	2	1	1	2
V <sub>CCIO</sub>	Bank 0	1	1	1	1	1	1	1	1	1
	Bank 1	1	1	1	1	1	1	1	1	1
	Bank 2	1	1	1	1	1	1	1	1	1
V <sub>CCPLL</sub>		1	1	1	1	1	1	1	1	1
V <sub>PP_2V5</sub>		1	1	1	1	1	1	1	1	1
Dedicated Config Pins		1	1	2	1	1	2	1	1	2
GND		2	2	0	2	2	0	2	2	0
GND_LED		1	1	0	1	1	0	1	1	0
Total Balls		36	36	48	36	36	48	36	36	48

 <sup>48-</sup>pin QFN package (SG48) requires the package paddle to be connected to GND.



## **Ordering Part Numbers**

## Industrial

Part Number	LUTs	Supply Voltage	Package	Pins	Temp.
iCE5LP1K-CM36ITR	1100	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP1K-CM36ITR50	1100	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP1K-CM36ITR1K	1100	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP1K-SWG36ITR	1100	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP1K-SWG36ITR50	1100	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP1K-SWG36ITR1K	1100	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP1K-SG48ITR	1100	1.2 V	Halogen-Free QFN	48	IND
iCE5LP1K-SG48ITR50	1100	1.2 V	Halogen-Free QFN	48	IND
iCE5LP2K-CM36ITR	2048	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP2K-CM36ITR50	2048	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP2K-CM36ITR1K	2048	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP2K-SWG36ITR	2048	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP2K-SWG36ITR50	2048	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP2K-SWG36ITR1K	2048	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP2K-SG48ITR	2048	1.2 V	Halogen-Free QFN	48	IND
iCE5LP2K-SG48ITR50	2048	1.2 V	Halogen-Free QFN	48	IND
iCE5LP4K-CM36ITR	3520	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP4K-CM36ITR50	3520	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP4K-CM36ITR1K	3520	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP4K-SWG36ITR	3520	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP4K-SWG36ITR50	3520	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP4K-SWG36ITR1K	3520	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP4K-SG48ITR	3520	1.2 V	Halogen-Free QFN	48	IND
iCE5LP4K-SG48ITR50	3520	1.2 V	Halogen-Free QFN	48	IND



Date	Version	Section	Change Summary
			Updated Supply Current section.  — Corrected I <sub>PP2V5STDBY</sub> parameter.  — Added Typ. VCC = 1.2 V values for I <sub>CCPEAK</sub> , I <sub>PP_2V5PEAK</sub> ,
			I <sub>SPI_VCCIO1PEAK</sub> , and I <sub>CCIOPEAK</sub> .  — Added footnote 5.  — Corrected S <sub>PI_VCCIO1</sub> character format.
			Updated User SPI Specifications section. Removed parameters and added footnotes.
			Updated Internal Oscillators (HFOSC, LFOSC) section. Added Commercial and Industrial Temp values for DCH <sub>CLKHF</sub>
			Updated sysIO Single-Ended DC Electrical Characteristics section. Removed footnote.
			Updated Register-to-Register Performance section. Modified footnotes.
			Updated iCE40 Ultra External Switching Characteristics section. Modified footnote.
			Updated sysCLOCK PLL Timing section. Reversed t <sub>OPJIT</sub> conditions.
			Updated sysCONFIG Port Timing Specifications section.  — Modified t <sub>CR_SCK</sub> Min. value.  — Added footnote 4 to t <sub>SU</sub> parameter.  — Modified t <sub>SU</sub> Min. value.  — Modified t <sub>HD</sub> parameter.
			Updated section heading to RGB LED and IR LED Drive. Modified ILED_ACCURACY and IIR_ACCURACY parameters, Min. and Max. values.
		Pinout Information	Updated Signal Descriptions section. Changed V <sub>CCIO_1</sub> to SPI_V <sub>CCIO1</sub> in the CDONE, CRESETB and PIOB_xx descriptions.
			Updated Pin Information Summary section.  — Corrected symbol character format.  — Corrected VCPP_2V5 to V <sub>PP_2V5</sub> .
	1.9	Introduction	Updated Features section. Updated BGA package to ucfBGA.
		DC and Switching Characteristics	Updated Differential Comparator Electrical Characteristics section. Corrected typo in $V_{REF}$ Max. value.
		Pinout Information	Updated Signal Descriptions section.  — Changed PIOB_12a to PIOB_xx  — Changed SPI_CSN to SPI_SS_B and revised description when in Slave SPI mode.  — Corrected minor typo errors.
			Updated Pin Information Summary section. Added footnote to SG48.
		Ordering Information	Updated iCE5LP Part Number Description section. Updated BGA package to ucfBGA.
			Updated Ordering Part Numbers section. Updated BGA package to ucf-BGA.
June 2015	1.8	DC and Switching Characteristics	Updated Internal Oscillators (HFOSC, LFOSC) section. Removed decimals.
		Ordering Information	Updated iCE5LP Part Number Description section.  — Added TR items.  — Corrected formatting errors.
			Updated Ordering Part Numbers section. Updated CM36 and SG48 packages.



Date	Version	Section	Change Summary
April 2015	1.7	Architecture	Updated sysDSP section. Revised the following figures:  — Figure 2-5, sysDSP Functional Block Diagram (16-bit x 16-bit Multiply-Accumulate)  — Figure 2-6, sysDSP 8-bit x 8-bit Multiplier  — Figure 2-7, DSP 16-bit x 16-bit Multiplier
		Ordering Information	Updated iCE5LP Part Number Description section. Added TR items.
			Updated Ordering Part Numbers section. Added CM36, SW36 and SG48 part numbers.
March 2015	1.6	Introduction	Updated Features section.  — Added BGA and QFN packages in Flexible Logic Architecture.  — Added USB 3.1 Type C Cable Detect / Power Delivery Applications in Applications.  — Updated Table 1-1, iCE40 Ultra Family Selection Guide. Added 36-ball ucfBGA and 48-ball QFN packages. Changed subheading to Total User I/O Count. Changed RBW IP to PWM IP. Deleted footnotes.
		DC and Switching Characteristics	Updated Power-up Sequence section. Indicated all devices in second paragraph.
			Updated sysIO Single-Ended DC Electrical Characteristics section. Changed LVCMOS 3.3 and LVCMOS 2. 5 V <sub>OH</sub> Min. (V) from 0.5 to 0.4.
			Replaced the Differential Comparator Electrical Characteristics table.
		Pinout Information	Updated Pin Information Summary section.  — Added CM36 and SG48 values.  — Changed CRESET_B to Dedicated Config Pins.
		Ordering Information	Updated iCE5LP Part Number Description section.  — Added CM36 and SG48 package.  — Added TR items.
			Updated Ordering Part Numbers section. Added CM36, SW36 and SG48 part numbers.
October 2014	1.5	Introduction	Updated Features section.  — Removed 26 I/O pins for 36-pin WLCSP under Flexible Logic Architecture.  — Changed form factor to 2.078 mm x 2.078 mm.  — Updated Table 1-1, iCE40 Ultra Family Selection Guide. Removed 20-Ball WLCSP.
			Updated Introduction section. Changed form factor to 2.078 mm x 2.078 mm.
		Architecture	Updated sysCLOCK Phase Locked Loops (PLLs) section. Removed note in heading regarding sysCLOCK PLL support.
		DC and Switching Characteristics	Updated Recommended Operating Conditions section. Removed footnote on sysCLOCK PLL support.
			Updated Power-up Sequence section. Removed information on 20-pin WLCSP.
		Pinout Information	Updated Signal Descriptions section. Removed references 20-pin WLCSP.
			Updated Pin Information Summary section. Removed references to UWG20 values.
		Ordering Information	Updated iCE5LP Part Number Description section. Removed 20-ball WLCSP.
			Updated Ordering Part Numbers section. Removed UWG20 part numbers.
		Further Information	Added technical note references.



Date	Version	Section	Change Summary
August 2014	1.4	All	Removed Preliminary document status.
		Introduction	Updated General Description section. Added information on high current driver.
			Updated Features section.  — Changed standby current typical to as low as 71 μA.  — Changed feature to Embedded Memory.  — Updated Table 1-1, iCE40 Ultra Family Selection Guide. Added NVCM and Embedded PWM IP rows. Added (MULT16 with 32-bit Accumulator) to DSP Block. Added Total I/O (Dedicated I/O) Count data.
			General update to Introduction section.
		Architecture	Updated Architecture Overview section.  — Revised and added information on sysIO banks.  — Updated reference for embedded PWM IP.
			Updated iCE40 Ultra Programming and Configuration section.  — Changed SPI1 to SPI.  — Changed VCCIO_1 to SPI_V <sub>CCIO1</sub> .
		DC and Switching Characteristics	Updated Absolute Maximum Ratings section. Changed PLL Supply Voltage VCCPLL value.
			Updated Recommended Operating Conditions section. Added footnote to VCCPLL.
			Updated Power-up Sequence section. General update.
			Updated Power-On-Reset Voltage Levels section. Changed the $V_{PORUP}$ $V_{CC}$ Max.value.
			Updated DC Electrical Characteristics section. Added $C_3$ and $C_4$ information.
			Updated Supply Current section.  — Completed Typ. VCC =1.2 V4 data.  — Changed symbols to I <sub>SPI_VCCIO1STDBY</sub> and I <sub>SPI_VCCIO1PEAK</sub> .  — Added information to footnote 3.
			Updated Internal Oscillators (HFOSC, LFOSC) section. General update.
			Updated iCE40 Ultra External Switching Characteristics section. Added Max. value for t <sub>COPLL</sub> . Added Min. values for t <sub>SUPLL</sub> and t <sub>HPLL</sub> .
			Updated sysCLOCK PLL Timing section. Added Max. value for t <sub>OPJIT</sub> .
			Updated sysCONFIG Port Timing Specifications section.  — Added T <sub>SU</sub> and T <sub>HD</sub> information.  — Added footnote 3 to Master SPI.
			Updated High Current LED and IR LED Drive section. Updated Min. value.
July 2014	1.3	All	Changed document status from Advance to Preliminary.
		Introduction	Updated Features section. Adjusted Ultra-low Power Devices standby current.
		DC and Switching Characteristics	Updated AC/DC specifications numbers.