



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-A9
Number of Cores/Bus Width	2 Core, 32-Bit
Speed	852MHz
Co-Processors/DSP	Multimedia; NEON™ SIMD
RAM Controllers	LPDDR2, DDR3L, DDR3
Graphics Acceleration	Yes
Display & Interface Controllers	HDMI, Keypad, LCD, LVDS, MIPI/DSI, Parallel
Ethernet	10/100/1000Mbps (1)
SATA	SATA 3Gbps (1)
USB	USB 2.0 + PHY (3), USB 2.0 OTG + PHY (1)
Voltage - I/O	1.8V, 2.5V, 2.8V, 3.3V
Operating Temperature	-40°C ~ 125°C (TJ)
Security Features	ARM TZ, A-HAB, CAAM, CSU, SJC, SNVS
Package / Case	624-FBGA, FCBGA
Supplier Device Package	624-FCBGA (21x21)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcimx6dp4avt8abr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Parameter Description	Symbol	Min	Тур	Max <sup>1</sup>	Unit	Comment <sup>2</sup>
GPIO supplies <sup>10</sup>	NVCC_CSI, NVCC_EIM0, NVCC_EIM1, NVCC_EIM2, NVCC_ENET, NVCC_GPI0, NVCC_GPI0, NVCC_LCD, NVCC_LCD, NVCC_SD1, NVCC_SD1, NVCC_SD3, NVCC_JTAG	1.65	1.8, 2.8, 3.3	3.6	V	Isolation between the NVCC_EIMx and NVCC_SDx different supplies allow them to operate at different voltages within the specified range. Example: NVCC_EIM1 can operate at 1.8 V while NVCC_EIM2 operates at 3.3 V.
	NVCC_LVDS_2P5 <sup>11</sup> NVCC_MIPI	2.25	2.5	2.75	V	_
HDMI supply voltages	HDMI_VP	0.99	1.1	1.3	V	-
	HDMI_VPH	2.25	2.5	2.75	V	-
PCIe supply voltages	PCIE_VP	1.023	1.1	1.3	V	—
	PCIE_VPH	2.325	2.5	2.75	V	—
	PCIE_VPTX	1.023	1.1	1.3	V	—
SATA Supply voltages	SATA_VP	0.99	1.1	1.3	V	—
	SATA_VPH	2.25	2.5	2.75	V	-
Junction temperature	Τ <sub>J</sub>	-40	95	125	°C	See <i>i.MX</i> 6Dual/6Quad Product Lifetime Usage Estimates Application Note, AN4724, for information on product lifetime (power-on years) for this processor.

#### Table 6. Operating Ranges (continued)

Applying the maximum voltage results in maximum power consumption and heat generation. NXP recommends a voltage set point = (Vmin + the supply tolerance). This results in an optimized power/speed ratio.

<sup>2</sup> See the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors (IMX6DQ6SDLHDG) for bypass capacitors requirements for each of the \*\_CAP supply outputs.

- <sup>3</sup> For Quad core system, connect to VDD\_ARM\_IN. For Dual core system, may be shorted to GND together with VDD\_ARM23\_CAP to reduce leakage.
- <sup>4</sup> VDD\_ARM\_IN and VDD\_SOC\_IN must be at least 125 mV higher than the LDO Output Set Point for correct voltage regulation

<sup>5</sup> VDD\_ARM\_CAP must not exceed VDD\_CACHE\_CAP by more than +50 mV. VDD\_CACHE\_CAP must not exceed VDD\_ARM\_CAP by more than 200 mV.

- <sup>6</sup> VDD\_SOC\_CAP and VDD\_PU\_CAP must be equal.
- <sup>7</sup> In LDO enabled mode, the internal LDO output set points must be configured such that the:

VDD\_ARM LDO output set point does not exceed the VDD\_SOC LDO output set point by more than 100 mV.

VDD\_SOC LDO output set point is equal to the VDD\_PU LDO output set point.

The VDD\_ARM LDO output set point can be lower than the VDD\_SOC LDO output set point, however, the minimum output set points shown in this table must be maintained.

- <sup>8</sup> In LDO bypassed mode, the external power supply must ensure that VDD\_ARM\_IN does not exceed VDD\_SOC\_IN by more than 100 mV. The VDD\_ARM\_IN supply voltage can be lower than the VDD\_SOC\_IN supply voltage. The minimum voltages shown in this table must be maintained.
- <sup>9</sup> To set VDD\_SNVS\_IN voltage with respect to Charging Currents and RTC, see the Hardware Development Guide for *i.MX* 6Dual, 6Quad, 6Solo, 6DualLite Families of Applications Processors (IMX6DQ6SDLHDG).

#### i.MX 6DualPlus/6QuadPlus Automotive Applications Processors, Rev. 2, 09/2017

1

- At power up, an internal ring oscillator is used. After crystal oscillator is stable, the clock circuit switches over to the crystal oscillator automatically.
- Higher accuracy than ring oscillator.
- If no external crystal is present, then the ring oscillator is used.

The decision to choose a clock source should be based on real-time clock use and precision timeout.

## 4.1.5 Maximum Measured Supply Currents

Power consumption is highly dependent on the application. Estimating the maximum supply currents required for power supply design is difficult because the use case that requires maximum supply current is not a realistic use case.

To help illustrate the effect of the application on power consumption, data was collected while running industry standard benchmarks that are designed to be compute and graphic intensive. The results provided are intended to be used as guidelines for power supply design.

Description of test conditions:

- The Power Virus data shown in Table 8 represent a use case designed specifically to show the maximum current consumption possible for the ARM core complex. All cores are running at the defined maximum frequency and are limited to L1 cache accesses only to ensure no pipeline stalls. Although a valid condition, it would have a very limited, if any, practical use case, and be limited to an extremely low duty cycle unless the intention was to specifically cause the worst case power consumption.
- EEMBC CoreMark: Benchmark designed specifically for the purpose of measuring the performance of a CPU core. More information available at www.eembc.org/coremark. Note that this benchmark is designed as a core performance benchmark, not a power benchmark. This use case is provided as an example of power consumption that would be typical in a computationally-intensive application rather than the Power Virus.
- 3DMark Mobile 2011: Suite of benchmarks designed for the purpose of measuring graphics and overall system performance. More information available at www.rightware.com/benchmarks. Note that this benchmark is designed as a graphics performance benchmark, not a power benchmark. This use case is provided as an example of power consumption that would be typical in a very graphics-intensive application.
- Devices used for the tests were from the high current end of the expected process variation.

The NXP power management IC, MMPF0100xxxx, which is targeted for the i.MX 6 series processor family, supports the power consumption shown in Table 8, however a robust thermal design is required for the increased system power dissipation.

See the *i.MX 6Dual/6Quad Power Consumption Measurement Application Note* (AN4509) for more details on typical power consumption under various use case definitions.

• When the PCIE interface is not used, the PCIE\_VP, PCIE\_VPH, and PCIE\_VPTX supplies should be grounded. The input and output supplies for rest of the ports (PCIE\_REXT, PCIE\_RX\_N, PCIE\_RX\_P, PCIE\_TX\_N, and PCIE\_TX\_P) can remain unconnected. It is recommended not to turn the PCIE\_VPH supply OFF while the PCIE\_VP supply is ON, as it may lead to excessive power consumption. If boundary scan test is used, PCIE\_VP, PCIE\_VPH, and PCIE\_VPTX must remain powered.

## 4.3 Integrated LDO Voltage Regulator Parameters

Various internal supplies can be powered ON from internal LDO voltage regulators. All the supply pins named \*\_CAP must be connected to external capacitors. The onboard LDOs are intended for internal use only and should not be used to power any external circuitry. See the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM) for details on the power tree scheme recommended operation.

### NOTE

The \*\_CAP signals should not be powered externally. These signals are intended for internal LDO or LDO bypass operation only.

## 4.3.1 Digital Regulators (LDO\_ARM, LDO\_PU, LDO\_SOC)

There are three digital LDO regulators ("Digital", because of the logic loads that they drive, not because of their construction). The advantages of the regulators are to reduce the input supply variation because of their input supply ripple rejection and their on die trimming. This translates into more voltage for the die producing higher operating frequencies. These regulators have three basic modes.

- Bypass. The regulation FET is switched fully on passing the external voltage, DCDC\_LOW, to the load unaltered. The analog part of the regulator is powered down in this state, removing any loss other than the IR drop through the power grid and FET.
- Power Gate. The regulation FET is switched fully off limiting the current draw from the supply. The analog part of the regulator is powered down here limiting the power consumption.
- Analog regulation mode. The regulation FET is controlled such that the output voltage of the regulator equals the programmed target voltage. The target voltage is fully programmable in 25 mV steps.

Optionally LDO\_SOC/VDD\_SOC\_CAP can be used to power the HDMI, PCIe, and SATA PHY's through external connections.

For additional information, see the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM).

## 4.3.2 Regulators for Analog Modules

## 4.3.2.1 LDO\_1P1 / NVCC\_PLL\_OUT

The LDO\_1P1 regulator implements a programmable linear-regulator function from VDD\_HIGH\_IN (see Table 6 for minimum and maximum input requirements). Typical Programming Operating Range is 1.0 V to 1.2 V with the nominal default setting as 1.1 V. The LDO\_1P1 supplies the 24 MHz oscillator, PLLs, and USB PHY. A programmable brown-out detector is included in the regulator that can be used by the

# 4.4 PLL Electrical Characteristics

## 4.4.1 Audio/Video PLL Electrical Parameters

#### Table 14. Audio/Video PLL Electrical Parameters

Parameter	Value
Clock output range	650 MHz ~1.3 GHz
Reference clock	24 MHz
Lock time	<11250 reference cycles

## 4.4.2 528 MHz PLL

#### Table 15. 528 MHz PLL Electrical Parameters

Parameter	Value
Clock output range	528 MHz PLL output
Reference clock	24 MHz
Lock time	<11250 reference cycles

### 4.4.3 Ethernet PLL

#### Table 16. Ethernet PLL Electrical Parameters

Parameter	Value
Clock output range	500 MHz
Reference clock	24 MHz
Lock time	<11250 reference cycles

## 4.4.4 480 MHz PLL

#### Table 17. 480 MHz PLL Electrical Parameters

Parameter	Value
Clock output range	480 MHz PLL output
Reference clock	24 MHz
Lock time	<383 reference cycles

Parameter	Symbol	Test Conditions	Min	Мах	Unit
Output Differential Voltage	V <sub>OD</sub>	Rload = 50 $\Omega$ between padP and padN	300	500	mV
Output High Voltage	V <sub>OH</sub>		1.15	1.75	V
Output Low Voltage	V <sub>OL</sub>		0.75	1.35	V
Common-mode Output Voltage ((Vpad_P + Vpad_N) / 2))	V <sub>OCM</sub>		1	1.5	V
Differential Output Impedance	Z <sub>O</sub>	_	1.6		kΩ

#### Table 27. MLB I/O DC Parameters

# 4.7 I/O AC Parameters

This section includes the AC parameters of the following I/O types:

- General Purpose I/O (GPIO)
- Double Data Rate I/O (DDR) for LPDDR2 and DDR3/DDR3L modes
- LVDS I/O
- MLB I/O

The GPIO and DDR I/O load circuit and output transition time waveforms are shown in Figure 4 and Figure 5.



CL includes package, probe and fixture capacitance

#### Figure 4. Load Circuit for Output



Figure 5. Output Transition Time Waveform

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Single output slew rate, measured between Vol(ac) and Voh(ac)	tsr	Driver impedance = $34 \Omega$	2.5	—	5	V/ns
Skew between pad rise/fall asymmetry + skew caused by SSN	t <sub>SKD</sub>	clk = 533 MHz	_	—	0.1	ns

Table 31. DDR I/O DDR3/DDR3L Mode AC Parameters<sup>1</sup> (continued)

<sup>1</sup> Note that the JEDEC JESD79\_3C specification supersedes any specification in this document.

<sup>2</sup> Vid(ac) specifies the input differential voltage IVtr-Vcpl required for switching, where Vtr is the "true" input signal and Vcp is the "complementary" input signal. The Minimum value is equal to Vih(ac) – Vil(ac).

<sup>3</sup> The typical value of Vix(ac) is expected to be about 0.5 × OVDD. and Vix(ac) is expected to track variation of OVDD. Vix(ac) indicates the voltage at which differential input signal must cross.

## 4.7.3 LVDS I/O AC Parameters

The differential output transition time waveform is shown in Figure 6.



Figure 6. Differential LVDS Driver Transition Time Waveform

Table 32 shows the AC parameters for LVDS I/O.

 Table 32. I/O AC Parameters of LVDS Pad

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Differential pulse skew <sup>1</sup>	t <sub>SKD</sub>		_	_	0.25	
Transition Low to High Time <sup>2</sup>	t <sub>TLH</sub>	Rload = 100 Ω, Cload = 2 pF	_	_	0.5	ns
Transition High to Low Time <sup>2</sup>	t <sub>THL</sub>		_	_	0.5	
Operating Frequency	f	—	_	600	800	MHz
Offset voltage imbalance	Vos	—	_	_	150	mV

 $t_{SKD} = |t_{PHLD} - t_{PLHD}|$ , is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

<sup>2</sup> Measurement levels are 20–80% from output voltage.

## 4.7.4 MLB 6-Pin I/O AC Parameters

The differential output transition time waveform is shown in Figure 7.



Figure 14 to Figure 17 provide few examples of basic EIM accesses to external memory devices with the timing parameters mentioned previously for specific control parameters settings.

Figure 14. Synchronous Memory Read Access, WSC=1



Figure 15. Synchronous Memory, Write Access, WSC=1, WBEA=0 and WADVN=0

**Electrical Characteristics** 









## 4.12.4.3 SDR50/SDR104 AC Timing

Figure 41 depicts the timing of SDR50/SDR104, and Table 52 lists the SDR50/SDR104 timing characteristics.



Figure 41. SDR50/SDR104 Timing

ID	Parameter	Symbols Min		Мах	Unit		
Card Input Clock							
SD1	Clock Frequency Period	t <sub>CLK</sub>	4.8	_	ns		
SD2	Clock Low Time	t <sub>CL</sub>	$0.46 \times t_{\text{CLK}}$	$0.54  imes t_{CLK}$	ns		
SD3	Clock High Time	t <sub>CH</sub>	$0.46 \times t_{\text{CLK}}$	$0.54  imes t_{CLK}$	ns		
uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR50 (Reference to SDx_CLK)							
SD4	uSDHC Output Delay	t <sub>OD</sub>	-3	1	ns		
	uSDHC Output/Card Inputs SD_CMD,	SDx_DATAx in S	DR104 (Refer	ence to SDx_C	LK)		
SD5	uSDHC Output Delay	t <sub>OD</sub>	-1.6	0.74	ns		
	uSDHC Input/Card Outputs SD_CMD,	SDx_DATAx in S	SDR50 (Refere	ence to SDx_CL	_K)		
SD6	uSDHC Input Setup Time	t <sub>ISU</sub>	2.5	—	ns		
SD7	uSDHC Input Hold Time	t <sub>IH</sub>	1.5	—	ns		
	uSDHC Input/Card Outputs SD_CMD, S	SDx_DATAx in S	DR104 (Refere	ence to SDx_CI	LK) <sup>1</sup>		
SD8	Card Output Data Window	t <sub>ODW</sub>	$0.5  imes t_{CLK}$	—	ns		

#### Table 52. SDR50/SDR104 Interface Timing Specification

<sup>1</sup>Data window in SDR100 mode is variable.

Table 55. MI	Asynchronous	Inputs	Signal	Timing
--------------	--------------	--------	--------	--------

ID	Characteristic	Min	Max	Unit
M9 <sup>1</sup>	ENET_CRS to ENET_COL minimum pulse width	1.5		ENET_TX_CLK period

<sup>1</sup> ENET\_COL has the same timing in 10-Mbit 7-wire interface mode.

### 4.12.5.1.4 MII Serial Management Channel Timing (ENET\_MDIO and ENET\_MDC)

The MDC frequency is designed to be equal to or less than 2.5 MHz to be compatible with the IEEE 802.3 MII specification. However the ENET can function correctly with a maximum MDC frequency of 15 MHz.

Figure 45 shows MII asynchronous input timings. Table 56 describes the timing parameters (M10–M15) shown in the figure.



Figure 45. MII Serial Management Channel Timing Diagram

Table 56	. MII	Serial Management Channe	l Timing
----------	-------	--------------------------	----------

ID	Characteristic	Min	Max	Unit
M10	ENET_MDC falling edge to ENET_MDIO output invalid (minimum propagation delay)	0	_	ns
M11	ENET_MDC falling edge to ENET_MDIO output valid (maximum propagation delay)	—	5	ns
M12	ENET_MDIO (input) to ENET_MDC rising edge setup	18	_	ns
M13	ENET_MDIO (input) to ENET_MDC rising edge hold	0	_	ns
M14	ENET_MDC pulse width high	40%	60%	ENET_MDC period
M15	ENET_MDC pulse width low	40%	60%	ENET_MDC period

Symbol	Parameter	Condition Min Typ Max								
R <sub>T</sub>	Termination resistance	_	45 50 55			Ω				
	TMDS drivers DC specifications									
V <sub>OFF</sub>	Single-ended standby voltage	RT = 50 Ω	avddtmds ± 10 mV							
V <sub>SWING</sub>	Single-ended output swing voltage	conditions and definitions, see the first two figures above. Compliance point TP1 as defined in the HDMI specification, version 1.3a, section 4.2.4.	400	_	600	mV				
V <sub>H</sub>	Single-ended output high voltage For definition, see the second	If attached sink supports TMDSCLK < or = 165 MHz	avddt	mds ± <sup>·</sup>	10 mV	mV				
	figure above.	If attached sink supports TMDSCLK > 165 MHz	avddtmds – 200 mV	—	avddtmds + 10 mV	mV				
VL	Single-ended output low voltage For definition, see the second	If attached sink supports TMDSCLK < or = 165 MHz	avddtmds – 600 mV	—	avddtmds – 400mV	mV				
	figure above.	If attached sink supports TMDSCLK > 165 MHz	avddtmds – 700 mV	—	avddtmds - 400 mV	mV				
R <sub>term</sub>	Differential source termination load (inside HDMI 3D Tx PHY) Although the HDMI 3D Tx PHY includes differential source termination, the user-defined value is set for each single line (for illustration, see the third figure above). <b>Note:</b> R <sub>TERM</sub> can also be configured to be open and not present on TMDS channels.		50	_	200	Ω				
Hot plug detect specifications										
HPD <sup>VH</sup>	Hot plug detect high range	—	2.0		5.3	V				
	Hot plug detect low range	_	0	_	0.8	V				
HPD	Hot plug detect input impedance	_	10	—	—	kΩ				
HPD t	Hot plug detect time delay	_	_	—	100	μs				

#### Table 59. Electrical Characteristics (continued)

## 4.12.8 Switching Characteristics

Table 60 describes switching characteristics for the HDMI 3D Tx PHY. Figure 53 to Figure 57 illustrate various parameters specified in table.

### NOTE

All dynamic parameters related to the TMDS line drivers' performance imply the use of assembly guidelines.

There are special physical outputs to provide synchronous controls:

- The ipp\_disp\_clk is a dedicated base synchronous signal that is used to generate a base display (component, pixel) clock for a display.
- The ipp\_pin\_1- ipp\_pin\_7 are general purpose synchronous pins, that can be used to provide HSYNC, VSYNC, DRDY or any else independent signal to a display.

The IPU has a system of internal binding counters for internal events (such as, HSYNC/VSYNC) calculation. The internal event (local start point) is synchronized with internal DI\_CLK. A suitable control starts from the local start point with predefined UP and DOWN values to calculate control's changing points with half DI\_CLK resolution. A full description of the counter system can be found in the IPU chapter of the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM).

### 4.12.10.5.2 Asynchronous Controls

The asynchronous control is a data-oriented signal that changes its value with an output data according to additional internal flags coming with the data.

There are special physical outputs to provide asynchronous controls, as follows:

- The ipp\_d0\_cs and ipp\_d1\_cs pins are dedicated to provide chip select signals to two displays.
- The ipp\_pin\_11- ipp\_pin\_17 are general purpose asynchronous pins, that can be used to provide WR. RD, RS or any other data-oriented signal to display.

### NOTE

The IPU has independent signal generators for asynchronous signals toggling. When a DI decides to put a new asynchronous data on the bus, a new internal start (local start point) is generated. The signal generators calculate predefined UP and DOWN values to change pins states with half DI\_CLK resolution.

### 4.12.10.6 Synchronous Interfaces to Standard Active Matrix TFT LCD Panels

### 4.12.10.6.1 IPU Display Operating Signals

The IPU uses four control signals and data to operate a standard synchronous interface:

- IPP\_DISP\_CLK—Clock to display
- HSYNC—Horizontal synchronization
- VSYNC—Vertical synchronization
- DRDY—Active data

All synchronous display controls are generated on the base of an internally generated "local start point". The synchronous display controls can be placed on time axis with DI's offset, up and down parameters. The display access can be whole number of DI clock (Tdiclk) only. The IPP\_DATA can not be moved relative to the local start point. The data bus of the synchronous interface is output direction only.

# 4.12.11 LVDS Display Bridge (LDB) Module Parameters

The LVDS interface complies with TIA/EIA 644-A standard. For more details, see TIA/EIA STANDARD 644-A, "Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits."

Parameter	Symbol	Test Condition	Min	Max	Units
Differential Voltage Output Voltage	V <sub>OD</sub>	100 $\Omega$ Differential load	250	450	mV
Output Voltage High	Voh	100 $\Omega$ differential load (0 V Diff—Output High Voltage static)	1.25	1.6	V
Output Voltage Low	Vol	100 $\Omega$ differential load (0 V Diff—Output Low Voltage static)	0.9	1.25	V
Offset Static Voltage	V <sub>OS</sub>	Two 49.9 $\Omega$ resistors in series between N-P terminal, with output in either Zero or One state, the voltage measured between the 2 resistors.	1.15	1.375	V
VOS Differential	V <sub>OSDIFF</sub>	Difference in $V_{\mbox{\scriptsize OS}}$ between a One and a Zero state	-50	50	mV
Output short-circuited to GND	ISA ISB	With the output common shorted to GND	-24	24	mA
VT Full Load Test	VTLoad	100 $\Omega$ Differential load with a 3.74 k $\Omega$ load between GND and I/O supply voltage	247	454	mV

Table 67. LVDS Display Bridge (LDB) Electrical Specification

## 4.12.12 MIPI D-PHY Timing Parameters

This section describes MIPI D-PHY electrical specifications, compliant with MIPI CSI-2 version 1.0, D-PHY specification Rev. 1.0 (for MIPI sensor port x4 lanes) and MIPI DSI Version 1.01, and D-PHY specification Rev. 1.0 (and also DPI version 2.0, DBI version 2.0, DSC version 1.0a at protocol layer) (for MIPI display port x2 lanes).

## 4.12.12.1 Electrical and Timing Information

Symbol	Parameters	Test Conditions	Min	Тур	Max	Unit		
Input DC Specifications—Apply to DSI_CLK_P/_N and DSI_DATA_P/_N Inputs								
VI	Input signal voltage range	Transient voltage range is limited from -300 mV to 1600 mV	-50	—	1350	mV		
V <sub>LEAK</sub>	Input leakage current	VGNDSH(min) = VI = VGNDSH(max) + VOH(absmax) Lane module in LP Receive Mode	-10		10	mA		
V <sub>GNDSH</sub>	Ground Shift	_	-50	_	50	mV		
V <sub>OH(absmax)</sub>	Maximum transient output voltage level	_	—	—	1.45	V		
t <sub>voh(absmax)</sub>	Maximum transient time above VOH(absmax)	_	—	—	20	ns		

 Table 68. Electrical and Timing Information

Symbol	Parameters	Test Conditions	Min	Тур	Max	Unit			
tene	DDR CLK duty cycle	$t_{CDC} = t_{CPH} / P_{DDBCLK}$		50		%			
t <sub>CPH</sub>	DDR CLK high time	_		1	_	UI			
t <sub>CPL</sub>	DDR CLK low time			1	_	UI			
_	DDR CLK / DATA Jitter			75		ps pk-pk			
t <sub>SKEW[PN]</sub>	Intra-Pair (Pulse) skew	_		0.075	_	UI			
t <sub>SKEW[TX]</sub>	Data to Clock Skew		0.350	_	0.650	UI			
t <sub>r</sub>	Differential output signal rise time	20% to 80%, RL = 50 $\Omega$	150	_	0.3UI	ps			
t <sub>f</sub>	Differential output signal fall time	20% to 80%, RL = 50 $\Omega$	150	_	0.3UI	ps			
$\Delta V_{CMTX(HF)}$	Common level variation above 450 MHz	80 Ω<= RL< = 125 Ω		—	15	mV <sub>rms</sub>			
$\Delta V_{CMTX(LF)}$	Common level variation between 50 MHz and 450 MHz	80 Ω<= RL< = 125 Ω	_	—	25	mV <sub>p</sub>			
	LP Line Drive	ers AC Specifications		1	1	1			
t <sub>rlp,</sub> t <sub>flp</sub>	Single ended output rise/fall time	15% to 85%, C <sub>L</sub> <70 pF		_	25	ns			
t <sub>reo</sub>		30% to 85%, C <sub>L</sub> <70 pF		—	35	ns			
$\delta V/\delta t_{SR}$	Signal slew rate	15% to 85%, C <sub>L</sub> <70 pF		—	120	mV/ns			
CL	Load capacitance	_	0	_	70	pF			
	HS Line Rece	iver AC Specifications							
t <sub>SETUP[RX]</sub>	Data to Clock Receiver Setup time	—	0.15	—	—	UI			
t <sub>HOLD[RX]</sub>	Clock to Data Receiver Hold time	_	0.15	_	—	UI			
$\Delta V_{CMRX(HF)}$	Common mode interference beyond 450 MHz	_	_	—	200	mVpp			
$\Delta V_{CMRX(LF)}$	Common mode interference between 50 MHz and 450 MHz	_	-50	—	50	mVpp			
C <sub>CM</sub>	Common mode termination		_	_	60	pF			
	LP Line Rece	iver AC Specifications		L					
e <sub>SPIKE</sub>	Input pulse rejection			_	300	Vps			
T <sub>MIN</sub>	Minimum pulse response		50	_		ns			
V <sub>INT</sub>	Pk-to-Pk interference voltage —			—	400	mV			
f <sub>INT</sub>	Interference frequency		450	_	—	MHz			
Model Parameters used for Driver Load switching performance evaluation									
C <sub>PAD</sub>	Equivalent Single ended I/O PAD capacitance.	_	_	_	1	pF			
C <sub>PIN</sub>	Equivalent Single ended Package + PCB capacitance.	_	—	—	2	pF			

### Table 69. Electrical and Timing Information (continued)

Parameter	Symbol	Min	Max	Unit	Comment
Cycle-to-cycle system jitter	t <sub>jitter</sub>	—	600	ps	—
Transmitter MLB_SIG_P/_N (MLB_DATA_P/_N) output valid from transition of MLB_CLK_P/_N (low-to-high) <sup>1</sup>	t <sub>delay</sub>	0.6	1.3	ns	_
Disable turnaround time from transition of MLB_CLK_P/_N (low-to-high)	t <sub>phz</sub>	0.6	3.5	ns	—
Enable turnaround time from transition of MLB_CLK_P/_N (low-to-high)	t <sub>plz</sub>	0.6	5.6	ns	—
MLB_SIG_P/_N (MLB_DATA_P/_N) valid to transition of MLB_CLK_P/_N (low-to-high)	t <sub>su</sub>	0.05	_	ns	_
MLB_SIG_P/_N (MLB_DATA_P/_N) hold from transition of MLB_CLK_P/_N (low-to-high) <sup>2</sup>	t <sub>hd</sub>	0.6	—	ns	—

Table 75. MLB 6-Pin Interface Timing Parameters

t<sub>delay</sub>, t<sub>phz</sub>, t<sub>plz</sub>, t<sub>su</sub>, and t<sub>hd</sub> may also be referenced from a low-to-high transition of the recovered clock for 2:1 and 4:1 recovered-to-external clock ratios.

<sup>2</sup> The transmitting device must ensure valid data on MLB\_SIG\_P/\_N (MLB\_DATA\_P/\_N) for at least t<sub>hd(min)</sub> following the rising edge of MLBCP/N; receivers must latch MLB\_SIG\_P/\_N (MLB\_DATA\_P/\_N) data within t<sub>hd(min)</sub> of the rising edge of MLB\_CLK\_P/\_N.



Figure 82. MLB 6-Pin Delay, Setup, and Hold Times

### 4.12.15 PCIe PHY Parameters

The PCIe interface complies with PCIe specification Gen2 x1 lane and supports the PCI Express 1.1/2.0 standard.

1

# 5 Boot Mode Configuration

This section provides information on boot mode configuration pins allocation and boot devices interfaces allocation.

# 5.1 Boot Mode Configuration Pins

Table 93 provides boot options, functionality, fuse values, and associated pins. Several input pins are also sampled at reset and can be used to override fuse values, depending on the value of BT\_FUSE\_SEL fuse. The boot option pins are in effect when BT\_FUSE\_SEL fuse is '0' (cleared, which is the case for an unblown fuse). For detailed boot mode options configured by the boot mode pins, see the System Boot chapter of the i.MX 6DualPlus/6QuadPlus reference manual (IMX6DQPRM).

Pin Direction at Reset eFuse Name									
Boot Mode Selection									
Input	Boot Mode Selection								
Input	Boot Mode Selection								
Boot Options <sup>1</sup>									
Input	BOOT_CFG1[0]								
Input	BOOT_CFG1[1]								
Input	BOOT_CFG1[2]								
Input	BOOT_CFG1[3]								
Input	BOOT_CFG1[4]								
Input	BOOT_CFG1[5]								
Input	BOOT_CFG1[6]								
Input	BOOT_CFG1[7]								
Input	BOOT_CFG2[0]								
Input	BOOT_CFG2[1]								
Input	BOOT_CFG2[2]								
Input	BOOT_CFG2[3]								
Input	BOOT_CFG2[4]								
Input	BOOT_CFG2[5]								
Input	BOOT_CFG2[6]								
Input	BOOT_CFG2[7]								
Input	BOOT_CFG3[0]								
Input	BOOT_CFG3[1]								
Input	BOOT_CFG3[2]								
	Direction at Reset Boot Mode Selection Input Input Boot Options <sup>1</sup> Input								

Table 93. Fuses and Associated Pins Used for Boot

#### Package Information and Contact Assignments

				Out of Reset Condition <sup>1</sup>			
Ball Name	Ball	Power Group	Ball Type	Default Mode (Reset Mode)	Default Function (Signal Name)	Input/Output	Value <sup>2</sup>
DRAM_DQM7	Y21	NVCC_DRAM	DDR	ALT0	DRAM_DQM7	Output	0
DRAM_RAS	AB15	NVCC_DRAM	DDR	ALT0	DRAM_RAS_B	Output	0
DRAM_RESET	Y6	NVCC_DRAM	DDR	ALT0	DRAM_RESET	Output	0
DRAM_SDBA0	AC15	NVCC_DRAM	DDR	ALT0	DRAM_SDBA0	Output	0
DRAM_SDBA1	Y15	NVCC_DRAM	DDR	ALT0	DRAM_SDBA1	Output	0
DRAM_SDBA2	AB12	NVCC_DRAM	DDR	ALT0	DRAM_SDBA2	Output	0
DRAM_SDCKE0	Y11	NVCC_DRAM	DDR	ALT0	DRAM_SDCKE0	Output	0
DRAM_SDCKE1	AA11	NVCC_DRAM	DDR	ALT0	DRAM_SDCKE1	Output	0
DRAM_SDCLK_0	AD15	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDCLK0_P	Output	0
DRAM_SDCLK_0_B	AE15	NVCC_DRAM	DDRCLK	—	DRAM_SDCLK0_N	—	_
DRAM_SDCLK_1	AD14	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDCLK1_P	Output	0
DRAM_SDCLK_1_B	AE14	NVCC_DRAM	DDRCLK	—	DRAM_SDCLK1_N	—	_
DRAM_SDODT0	AC16	NVCC_DRAM	DDR	ALT0	DRAM_ODT0	Output	0
DRAM_SDODT1	AB17	NVCC_DRAM	DDR	ALT0	DRAM_ODT1	Output	0
DRAM_SDQS0	AE3	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS0_P	Input	Hi-Z
DRAM_SDQS0_B	AD3	NVCC_DRAM	DDRCLK	—	DRAM_SDQS0_N	—	_
DRAM_SDQS1	AD6	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS1_P	Input	Hi-Z
DRAM_SDQS1_B	AE6	NVCC_DRAM	DDRCLK	—	DRAM_SDQS1_N	—	_
DRAM_SDQS2	AD8	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS2_P	Input	Hi-Z
DRAM_SDQS2_B	AE8	NVCC_DRAM	DDRCLK	—	DRAM_SDQS2_N	—	_
DRAM_SDQS3	AC10	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS3_P	Input	Hi-Z
DRAM_SDQS3_B	AB10	NVCC_DRAM	DDRCLK	—	DRAM_SDQS3_N	—	-
DRAM_SDQS4	AD18	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS4_P	Input	Hi-Z
DRAM_SDQS4_B	AE18	NVCC_DRAM	DDRCLK	_	DRAM_SDQS4_N	—	_
DRAM_SDQS5	AD20	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS5_P	Input	Hi-Z
DRAM_SDQS5_B	AE20	NVCC_DRAM	DDRCLK	_	DRAM_SDQS5_N		
DRAM_SDQS6	AD23	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS6_P	Input	Hi-Z
DRAM_SDQS6_B	AE23	NVCC_DRAM	DDRCLK	_	DRAM_SDQS6_N		
DRAM_SDQS7	AA25	NVCC_DRAM	DDRCLK	ALT0	DRAM_SDQS7_P	Input	Hi-Z
DRAM_SDQS7_B	AA24	NVCC_DRAM	DDRCLK	—	DRAM_SDQS7_N	—	-
DRAM_SDWE	AB16	NVCC_DRAM	DDR	ALT0	DRAM_SDWE_B	Output	0
DSI_CLK0M	H3	NVCC_MIPI	_	_	DSI_CLK_N		
DSI_CLK0P	H4	NVCC_MIPI			DSI_CLK_P		
DSI_D0M	G2	NVCC_MIPI	—	—	DSI_DATA0_N		_
DSI_D0P	G1	NVCC_MIPI	—	—	DSI_DATA0_P	—	—
DSI_D1M	H2	NVCC_MIPI	_	_	DSI_DATA1_N		_

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

#### Package Information and Contact Assignments

				Out of Reset Condition <sup>1</sup>			
Ball Name	Ball	Power Group	Ball Type	Default Mode (Reset Mode)	Default Function (Signal Name)	Input/Output	Value <sup>2</sup>
NANDF_WP_B	E15	NVCC_NANDF	GPIO	ALT5	GPIO6_IO09	Input	PU (100K)
ONOFF	D12	VDD_SNVS_IN	GPIO	—	SRC_ONOFF	Input	PU (100K)
PCIE_RXM	B1	PCIE_VPH	—	—	PCIE_RX_N	—	—
PCIE_RXP	B2	PCIE_VPH	—	—	PCIE_RX_P	—	—
PCIE_TXM	A3	PCIE_VPH	—	—	PCIE_TX_N	—	—
PCIE_TXP	B3	PCIE_VPH	—	—	PCIE_TX_P	—	—
PMIC_ON_REQ	D11	VDD_SNVS_IN	GPIO	ALT0	SNVS_PMIC_ON_REQ	Output	Open Drain with PU (100K)
PMIC_STBY_REQ	F11	VDD_SNVS_IN	GPIO	ALT0	CCM_PMIC_STBY_REQ	Output	0
POR_B	C11	VDD_SNVS_IN	GPIO	ALT0	SRC_POR_B	Input	PU (100K)
RGMII_RD0	C24	NVCC_RGMII	DDR	ALT5	GPIO6_IO25	Input	PU (100K)
RGMII_RD1	B23	NVCC_RGMII	DDR	ALT5	GPIO6_IO27	Input	PU (100K)
RGMII_RD2	B24	NVCC_RGMII	DDR	ALT5	GPIO6_IO28	Input	PU (100K)
RGMII_RD3	D23	NVCC_RGMII	DDR	ALT5	GPIO6_IO29	Input	PU (100K)
RGMII_RX_CTL	D22	NVCC_RGMII	DDR	ALT5	GPIO6_IO24	Input	PD (100K)
RGMII_RXC	B25	NVCC_RGMII	DDR	ALT5	GPIO6_IO30	Input	PD (100K)
RGMII_TD0	C22	NVCC_RGMII	DDR	ALT5	GPIO6_IO20	Input	PU (100K)
RGMII_TD1	F20	NVCC_RGMII	DDR	ALT5	GPIO6_IO21	Input	PU (100K)
RGMII_TD2	E21	NVCC_RGMII	DDR	ALT5	GPIO6_IO22	Input	PU (100K)
RGMII_TD3	A24	NVCC_RGMII	DDR	ALT5	GPIO6_IO23	Input	PU (100K)
RGMII_TX_CTL	C23	NVCC_RGMII	DDR	ALT5	GPIO6_IO26	Input	PD (100K)
RGMII_TXC	D21	NVCC_RGMII	DDR	ALT5	GPIO6_IO19	Input	PD (100K)
RTC_XTALI	D9	VDD_SNVS_CAP		_	RTC_XTALI		
RTC_XTALO	C9	VDD_SNVS_CAP		_	RTC_XTALO		_
SATA_RXM	A14	SATA_VPH		_	SATA_PHY_RX_N		
SATA_RXP	B14	SATA_VPH		_	SATA_PHY_RX_P		
SATA_TXM	B12	SATA_VPH		_	SATA_PHY_TX_N		
SATA_TXP	A12	SATA_VPH		_	SATA_PHY_TX_P		_
SD1_CLK	D20	NVCC_SD1	GPIO	ALT5	GPIO1_IO20	Input	PU (100K)
SD1_CMD	B21	NVCC_SD1	GPIO	ALT5	GPIO1_IO18	Input	PU (100K)
SD1_DAT0	A21	NVCC_SD1	GPIO	ALT5	GPIO1_IO16	Input	PU (100K)
SD1_DAT1	C20	NVCC_SD1	GPIO	ALT5	GPI01_I017	Input	PU (100K)
SD1_DAT2	E19	NVCC_SD1	GPIO	ALT5	GPIO1_IO19	Input	PU (100K)
SD1_DAT3	F18	NVCC_SD1	GPIO	ALT5	GPIO1_IO21	Input	PU (100K)
SD2_CLK	C21	NVCC_SD2	GPIO	ALT5	GPIO1_IO10	Input	PU (100K)
SD2_CMD	F19	NVCC_SD2	GPIO	ALT5	GPIO1_IO11	Input	PU (100K)

Table 96. 21 x 21 mm Functional Contact Assignments (continued)

Rev. Number	Date	Substantive Change(s)
2 (Cont.)	09/2017	<ul> <li>Section 4.6.4, "RGMII I/O 2.5V I/O DC Electrical Parameters" on page 41: Added section and table.</li> <li>Section 4.10, "Multi-Mode DDR Controller (MMDC)" on page 64: Replaced section with new content. Was 4.9.4 "DDR SDRAM Specific Parameters (DDR3/DDR3L/LPDDR2)" with timing diagrams and parameter tables for DDR.</li> <li>Table 51, "eMMC4.4/4.41 Interface Timing Specification," on page 81: <ul> <li>Corrected SD3, uSDHC Input Setup Time, minimum value from 2.6ns to 1.7ns.</li> <li>Added footnote to Card Input Clock regarding duty cycle range.</li> </ul> </li> <li>Table 52, "SDR50/SDR104 Interface Timing Specification," on page 82: Changes to Min/Max values: <ul> <li>SD2 min from: 0.3 x tCLK; to: 0.46 x tCLK</li> <li>SD2 max from: 0.7 x tCLK to: 0.54 x tCLK</li> <li>SD3 min from: 0.3 x tCLK; to: 0.46 x tCLK</li> <li>SD5 max from: 1 ns; to: 0.74 ns</li> </ul> </li> <li>Table 62, "Camera Input Signal Cross Reference, Format, and Bits Per Cycle," on page 95: Changed RGB565, 16 bits column heading from 2 cycles to 1 cycle.</li> <li>Table 95, "21 x 21 mm Supplies Contact Assignment," on page 144: <ul> <li>Added description to GPANAIO row: "output for NXP use only"</li> </ul> </li> <li>Table 96, "21 x 21 mm Functional Contact Assignments," on page 146: <ul> <li>Changed DRAM_SDCLK_0,DRAM_SDCLK_1 from "Input-Hi-Z" to "Output-0".</li> </ul> </li> </ul>
1	3/2016	<ul> <li>Revision 1 changes are within Table 20, "Maximum Supply Currents" on page 48</li> <li>Changed:</li> <li>VDD-ARM_IN with condition 996 MHz, CoreMark maximum current value from 1500 to 1200</li> <li>VDD-ARM_IN with condition 852 MHz, CoreMark maximum current value from 1360 to 1090</li> <li>Added footnote regarding values are assumed when VDD_ARM23_IN and VDD_ARM23_CAP are connected to ground.</li> </ul>

Table 99. i.MX 6DualPlus/6QuadPlus Data Sheet Document Revision	History	(continued)
---	---------	-------------





#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, I2C BUS, Freescale, the Freescale logo, and the Energy Efficient Solutions logo, are trademarks of NXP B.V. All other product or service names are the property of their respective owners.

ARM, the ARM Powered logo, and Cortex-A9, and TrustZone are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. MPCore and NEON are trademarks of ARM Limited (or its subidiaries) in the EU and/or elsewhere. All rights reserved.

© 2016-2017 NXP B.V.

Document Number: IMX6DQPAEC Rev. 2, 09/2017



