

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, Ethernet, IrDA, MMC/SD, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	79
Program Memory Size	512KB (512K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TFBGA
Supplier Device Package	100-TFBGA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsam4e8cb-cn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- If the instruction is conditional, it must be the last instruction in the IT block
- With the exception of the ADD{*cond*} PC, PC, Rm instruction, *Rn* can be PC only in ADD and SUB, and only with the additional restrictions:
  - The user must not specify the S suffix
  - The second operand must be a constant in the range 0 to 4095.
  - Note: When using the PC for an addition or a subtraction, bits[1:0] of the PC are rounded to 0b00 before performing the calculation, making the base address for the calculation word-aligned.
  - Note: To generate the address of an instruction, the constant based on the value of the PC must be adjusted. ARM recommends to use the ADR instruction instead of ADD or SUB with *Rn* equal to the PC, because the assembler automatically calculates the correct constant for the ADR instruction.

When *Rd* is PC in the ADD{*cond*} PC, PC, Rm instruction:

- Bit[0] of the value written to the PC is ignored
- A branch occurs to the address created by forcing bit[0] of that value to 0.

### **Condition Flags**

If S is specified, these instructions update the N, Z, C and V flags according to the result.

#### Examples

ADD	R2,	R1,	R3	;	Sets	the	flags	on	the	re	sult		
SUBS	R8,	R6,	#240	;	Subtr	acts	cont	ents	s of	R4	from	ı 12	280
RSB	R4,	R4,	#1280	;	Only	exec	uted	if (	c fla	ag s	set a	ind	Ζ
ADCHI	R11,	R0,	R3	;	flag	clea	r.						

### Multiword Arithmetic Examples

The example below shows two instructions that add a 64-bit integer contained in R2 and R3 to another 64-bit integer contained in R0 and R1, and place the result in R4 and R5.

#### 64-bit Addition Example

ADDS R4, R0, R2 ; add the least significant words ADC R5, R1, R3 ; add the most significant words with carry

Multiword values do not have to use consecutive registers. The example below shows instructions that subtract a 96-bit integer contained in R9, R1, and R11 from another contained in R6, R2, and R8. The example stores the result in R6, R9, and R2.

#### 96-bit Subtraction Example

SUBS	R6,	R6,	R9	;	subtract	the	least	signif	icant	words	5	
SBCS	R9,	R2,	R1	;	subtract	the	middl	e words	with	carry	7	
SBC	R2,	R8,	R11	;	subtract	the	most	signific	cant	words	with	carry

11.12.2.5	2.5 Floating-point Default Status Control Register									
Name:	FPDSCR									
Access:	Read/Write									
31	30	29	28	27	26	25	24			
-	-	-	-	-	AHP	DN	FZ			
23	22	21	20	19	18	17	16			
	RMode	-	-	-	-	-	-			
15	14	13	12	11	10	9	8			
Ι	-	-	-	-	-	-	-			
7	6	5	4	3	2	1	0			
_	-	_	_	_	-	_	_			

The FPDSCR holds the default values for the floating-point status control data.

# • AHP: FPSCR.AHP Default Value

Default value for FPSCR.AHP.

# • DN: FPSCR.DN Default Value

Default value for FPSCR.DN.

# • FZ: FPSCR.FZ Default Value

Default value for FPSCR.FZ.

# • RMode: FPSCR.RMode Default Value

Default value for FPSCR.RMode.

Little-endian (LE)	Byte ordering scheme in which bytes of increasing significance in a data word are stored at increasing addresses in memory.
	See also "Big-endian (BE)", "Byte-invariant", "Endianness".
Little-endian memory	
	Memory in which: a byte or halfword at a word-aligned address is the least significant byte or halfword within the word at that address, a byte at a halfword-aligned address is the least significant byte within the halfword at that address.
	See also "Big-endian memory" .
Load/store architecture	A processor architecture where data-processing operations only operate on register contents, not directly on memory contents.
Memory Protection Unit (MPU)	Hardware that controls access permissions to blocks of memory. An MPU does not perform any address translation.
Prefetching	In pipelined processors, the process of fetching instructions from memory to fill up the pipeline before the preceding instructions have finished executing. Prefetching an instruction does not mean that the instruction has to be executed.
Preserved	Preserved by writing the same value back that has been previously read from the same field on the same processor.
Read	Reads are defined as memory operations that have the semantics of a load. Reads include the Thumb instructions LDM, LDR, LDRSH, LDRH, LDRSB, LDRB, and POP.
Region	A partition of memory space.
Reserved	
	A field in a control register or instruction format is reserved if the field is to be defined by the implementation, or produces Unpredictable results if the contents of the field are not zero. These fields are reserved for use in future extensions of the architecture or are implementation-specific. All reserved bits not used by the implementation must be written as 0 and read as 0.
Thread-safe	In a multi-tasking environment, thread-safe functions use safeguard mechanisms when accessing shared resources, to ensure correct operation without the risk of shared access conflicts.
Thumb instruction	One or two halfwords that specify an operation for a processor to perform. Thumb instructions must be halfword-aligned.

The SAMPLE, EXTEST and BYPASS functions are implemented. In SWD/JTAG debug mode, the ARM processor responds with a non-JTAG chip ID that identifies the processor. This is not IEEE 1149.1 JTAG-compliant.

It is not possible to switch directly between JTAG Boundary Scan and SWJ Debug Port operations. A chip reset must be performed after JTAGSEL is changed.

A Boundary-scan Descriptor Language (BSDL) file to set up the test is provided on www.atmel.com.

#### 12.6.9.1 JTAG Boundary-scan Register

The Boundary-scan Register (BSR) contains a number of bits which correspond to active pins and associated control signals.

Each SAM4 input/output pin corresponds to a 3-bit register in the BSR. The OUTPUT bit contains data that can be forced on the pad. The INPUT bit facilitates the observability of data applied to the pad. The CONTROL bit selects the direction of the pad.

For more information, please refer to BDSL files available for the SAM4 Series.



#### 18.4.7.2 Wake-up Inputs

The wake-up inputs, WKUPx, can be programmed to perform a wake-up of the core power supply. Each input can be enabled by writing a 1 to the corresponding bit, WKUPENx, in the Wake-up Inputs register (SUPC\_WUIR). The wake-up level can be selected with the corresponding polarity bit, WKUPTx, also located in SUPC\_WUIR.

The resulting signals are wired-ORed to trigger a debounce counter, which is programmed with the WKUPDBC field in SUPC\_WUMR. The WKUPDBC field selects a debouncing period of 3, 32, 512, 4,096 or 32,768 slow clock cycles. The duration of these periods corresponds, respectively, to about 100 µs, about 1 ms, about 16 ms, about 128 ms and about 1 second (for a typical slow clock frequency of 32 kHz). Programming WKUPDBC to 0x0 selects an immediate wake-up, i.e., an enabled WKUP pin must be active according to its polarity during a minimum of one slow clock period to wake up the core power supply.

If an enabled WKUP pin is asserted for a duration longer than the debouncing period, a wake-up of the core power supply is started and the signals, WKUP0 to WKUPx as shown in Figure 18-4 "Wake-up Sources", are latched in SUPC\_SR. This allows the user to identify the source of the wake-up. However, if a new wake-up condition occurs, the primary information is lost. No new wake-up can be detected since the primary wake-up condition has disappeared.

Before instructing the system to enter Backup mode, if the field WKUPDBC > 0, it must be checked that none of the WKUPx pins that are enabled for a wake-up (exit from Backup mode) holds an active polarity. This is checked by reading the pin status in the PIO Controller. If WKUPENx=1 and the pin WKUPx holds an active polarity, the system must not be instructed to enter Backup mode.

#### Figure 18-5. Entering and Exiting Backup Mode with a WKUP Pin



#### 18.4.7.3 Low-power Tamper Detection and Anti-Tampering

Low-power debouncer inputs (WKUP0, WKUP1) can be used for tamper detection. If the tamper sensor is biased through a resistor and constantly driven by the power supply, this leads to power consumption as long as the tamper detection switch is in its active state. To prevent power consumption when the switch is in active state, the tamper sensor circuitry must be intermittently powered, and thus a specific waveform must be applied to the sensor circuitry.

The waveform is generated using RTCOUTx in all modes including Backup mode. Refer to the section "Real-Time Clock (RTC)" for waveform generation.

Separate debouncers are embedded, one for WKUP0 input, one for WKUP1 input.

The WKUP0 and/or WKUP1 inputs perform a system wake-up upon tamper detection. This is enabled by setting the LPDBCEN0/1 bit in the SUPC\_WUMR.

WKUP0 and/or WKUP1 inputs can also be used when VDDCORE is powered to detect a tamper.



# 25.8.7 DMAC Error, Buffer Transfer and Chained Buffer Transfer Interrupt Disable Register

Name:	DMAC_EBCIDR						
Address:	0x400C001C						
Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	—
					-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	ERR3	ERR2	ERR1	ERR0
	-				-	-	-
15	14	13	12	11	10	9	8
_	_	_	_	CBTC3	CBTC2	CBTC1	CBTC0
7	6	5	4	3	2	1	0
-	-	-	-	BTC3	BTC2	BTC1	BTC0

## • BTCx: Buffer Transfer Completed [3:0]

Buffer transfer completed Disable Interrupt Register. When set, a bit of the BTC field disables the interrupt from the relevant DMAC channel.

# • CBTCx: Chained Buffer Transfer Completed [3:0]

Chained Buffer transfer completed Disable Register. When set, a bit of the CBTC field disables the interrupt from the relevant DMAC channel.

### • ERRx: Access Error [3:0]

Access Error Interrupt Disable Register. When set, a bit of the ERR field disables the interrupt from the relevant DMAC channel.



25.8.13	DMAC Channel x [x = 03] Source Address Register									
Name:	DMAC_SADDRx	x [x = 03]								
Address:	0x400C003C [0],	0x400C0064	[1], 0x400C008	C [2], 0x400C0	0B4 [3]					
Access:	Read/Write	Read/Write								
31	30	29	28	27	26	25	24			
	SADDR									
23	22	21	20	19	18	17	16			
			SAE	DDR						
15	14	13	12	11	10	9	8			
			SAD	DDR						
7	6	5	4	3	2	1	0			
			SAL	JUK						

This register can only be written if the WPEN bit is cleared in "DMAC Write Protection Mode Register" .

# • SADDR: Channel x Source Address

This register must be aligned with the source transfer width.



# • TSTP: TimeStamp Interrupt Disable

0: No effect.

1: Disable TSTP interrupt.

# • CERR: CRC Error Interrupt Disable

0: No effect.

1: Disable CRC Error interrupt.

### • SERR: Stuffing Error Interrupt Disable

0: No effect.

1: Disable Stuffing Error interrupt.

# • AERR: Acknowledgment Error Interrupt Disable

0: No effect.

1: Disable Acknowledgment Error interrupt.

### • FERR: Form Error Interrupt Disable

0: No effect.

1: Disable Form Error interrupt.

### • BERR: Bit Error Interrupt Disable

0: No effect.

1: Disable Bit Error interrupt.



# Table 33-4. Programming Example (Continued)

PIO_PUDR	0xFFF0_00F0
PIO_PUER	0x000F_FF0F
PIO_PPDDR	0xFF0F_FFFF
PIO_PPDER	0x00F0_0000
PIO_ABCDSR1	0xF0F0_0000
PIO_ABCDSR2	0xFF00_0000
PIO_OWER	0x0000_000F
PIO_OWDR	0x0FFF_ FFF0



• Register Write Protection

# 34.3 Block Diagram





# 34.4 Application Block Diagram





# 35.3 List of Abbreviations

Abbreviation	Description
TWI	Two-wire Interface
A	Acknowledge
NA	Non Acknowledge
Р	Stop
S	Start
Sr	Repeated Start
SADR	Slave Address
ADR	Any address except SADR
R	Read
W	Write

# Table 35-2.Abbreviations

# 35.4 Block Diagram

Figure 35-1. Block Diagram



# 35.5 I/O Lines Description

#### Table 35-3. I/O Lines Description

Name	Description	Туре
TWD	Two-wire Serial Data (drives external serial data line – SDA)	Input/Output
TWCK	Two-wire Serial Clock (drives external serial clock line – SCL)	Input/Output













Peripheral Clock	Baud Rate (bit/s)	CD	Baud Rate Error	Pulse Time (µs)
3,686,400	19,200	12	0.00%	9.77
20,000,000	19,200	65	0.16%	9.77
32,768,000	19,200	107	0.31%	9.77
40,000,000	19,200	130	0.16%	9.77
3,686,400	9,600	24	0.00%	19.53
20,000,000	9,600	130	0.16%	19.53
32,768,000	9,600	213	0.16%	19.53
40,000,000	9,600	260	0.16%	19.53
3,686,400	2,400	96	0.00%	78.13
20,000,000	2,400	521	0.03%	78.13
32,768,000	2,400	853	0.04%	78.13

### Table 37-12. IrDA Baud Rate Error (Continued)

#### 37.6.5.3 IrDA Demodulator

The demodulator is based on the IrDA Receive filter comprised of an 8-bit down counter which is loaded with the value programmed in US\_IF. When a falling edge is detected on the RXD pin, the Filter Counter starts counting down at the peripheral clock speed. If a rising edge is detected on the RXD pin, the counter stops and is reloaded with US\_IF. If no rising edge is detected when the counter reaches 0, the input of the receiver is driven low during one bit time.

Figure 37-34 illustrates the operations of the IrDA demodulator.



#### Figure 37-34. IrDA Demodulator Operations

The programmed value in the US\_IF register must always meet the following criteria:

t<sub>peripheral clock</sub> × (IRDA\_FILTER + 3) < 1.41 μs

As the IrDA mode uses the same logic as the ISO7816, note that the FI\_DI\_RATIO field in US\_FIDI must be set to a value higher than 0 in order to make sure IrDA communications operate correctly.

#### 37.6.6 RS485 Mode

The USART features the RS485 mode to enable line driver control. While operating in RS485 mode, the USART behaves as though in Asynchronous or Synchronous mode and configuration of all the parameters is possible. The difference is that the RTS pin is driven high when the transmitter is operating. The behavior of the RTS pin is controlled by the TXEMPTY bit. A typical connection of the USART to an RS485 bus is shown in Figure 37-35.



# 38.7.12 TC Interrupt Disable Register

# Name: TC\_IDRx [x=0..2]

Address: 0x40090028 (0)[0], 0x40090068 (0)[1], 0x400900A8 (0)[2], 0x40094028 (1)[0], 0x40094068 (1)[1], 0x400940A8 (1)[2], 0x40098028 (2)[0], 0x40098068 (2)[1], 0x400980A8 (2)[2]

Access:	/vrite-only						
31	30	29	28	27	26	25	24
_	-	-	-	-	—	—	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
_	-	-	—	—	-	RXBUFF	ENDRX
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

# COVFS: Counter Overflow

0: No effect.

1: Disables the Counter Overflow Interrupt.

# • LOVRS: Load Overrun

0: No effect.

1: Disables the Load Overrun Interrupt (if TC\_CMRx.WAVE = 0).

# • CPAS: RA Compare

0: No effect.

1: Disables the RA Compare Interrupt (if TC\_CMRx.WAVE = 1).

# • CPBS: RB Compare

0: No effect.

1: Disables the RB Compare Interrupt (if TC\_CMRx.WAVE = 1).

# • CPCS: RC Compare

0: No effect.

1: Disables the RC Compare Interrupt.

# • LDRAS: RA Loading

0: No effect.

1: Disables the RA Load Interrupt (if TC\_CMRx.WAVE = 0).

# • LDRBS: RB Loading

0: No effect.

1: Disables the RB Load Interrupt (if TC\_CMRx.WAVE = 0).

Atmel

# 38.7.17 TC QDEC Interrupt Enable Register

Name: TC\_QIER

# Address: 0x400900C8 (0), 0x400940C8 (1), 0x400980C8 (2)

Access: Write-only

31	30	29	28	27	26	25	24
_	-	—	—	-	—	—	-
23	22	21	20	19	18	17	16
_	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
_	-	-	—	-	-	_	-
7	6	5	4	3	2	1	0
_	_	_	_	_	QERR	DIRCHG	IDX

# • IDX: Index

0: No effect.

1: Enables the interrupt when a rising edge occurs on IDX input.

# • DIRCHG: Direction Change

0: No effect.

1: Enables the interrupt when a change on rotation direction is detected.

# • QERR: Quadrature Error

0: No effect.

1: Enables the interrupt when a quadrature error occurs on PHA, PHB.

39.7.4	PWM Status Regis	ster					
Name:	PWM_SR						
Access:	Read-only						
31	30	29	28	27	26	25	24
-	-	-	—	-	-	-	—
23	22	21	20	19	18	17	16
-	-	_	-	-	-	Ι	—
15	14	13	12	11	10	9	8
-	-	_	-	-	-	-	_
7	6	5	4	3	2	1	0
-	-	_	-	CHID3	CHID2	CHID1	CHID0

# • CHIDx: Channel ID

0: PWM output for channel x is disabled.

1: PWM output for channel x is enabled.

Table 42-12. Example of Pdelay\_Resp Frame in 1588 Version 2 (UDP/IPv6) Format (Continued)

Frame Segment	Value
Dest IP port (Octets 56–57)	013F
Other stuff (Octets 58–61)	—
Message type (Octet 62)	03
Other stuff (Octets 63–93)	—
Version PTP (Octet 94)	02

For the multicast address 011B19000000 sync and delay request frames are recognized depending on the message type field, 00 for sync and 01 for delay request.

Table 42-13. Example of Sync Frame in 1588 Version 2 (Ethernet Multicast) Format

Frame Segment	Value
Preamble/SFD	55555555555555555555555555555555555555
DA (Octets 0–5)	011B19000000
SA (Octets 6–11)	_
Type (Octets 12–13)	88F7
Message type (Octet 14)	00
Version PTP (Octet 15)	02

Pdelay request frames need a special multicast address so they can pass through ports blocked by the spanning tree protocol. For the multicast address 0180C200000E sync, Pdelay\_Req and Pdelay\_Resp frames are recognized depending on the message type field, 00 for sync, 02 for pdelay request and 03 for pdelay response.

Table 42-14. Example of Pdelay_Red Frame in 1588 Version 2 (Ethernet Multicast) Format						
Frame Segment	Value					
Preamble/SFD	55555555555555555555555555555555555555					
DA (Octets 0–5)	0180C200000E					
SA (Octets 6–11)	_					
Type (Octets 12–13)	88F7					
Message type (Octet 14)	00					

#### 42.6.14 **Time Stamp Unit**

Version PTP (Octet 15)

The TSU consists of a timer and registers to capture the time at which PTP event frames cross the message timestamp point. An interrupt is issued when a capture register is updated.

02

The timer is implemented as a 62-bit register with the upper 32 bits counting seconds and the lower 30 bits counting nanoseconds. The lower 30 bits roll over when they have counted to one second. An interrupt is generated when the seconds increment. The timer value can be read, written and adjusted through the APB interface.

The amount by which the timer increments each clock cycle is controlled by the timer increment registers (GMAC TI). Bits 7:0 are the default increment value in nanoseconds and an additional 16 bits of sub-nanosecond resolution are available using the Timer Increment Sub-nanoseconds register (GMAC\_TISUBN). If the rest of the



42.8.18	GMAC Hash Regis	ster Top					
Name:	GMAC_HRT						
Address:	0x40034084						
Access:	Read-only						
31	30	29	28	27	26	25	24
	ADDR						
23	22	21	20	19	18	17	16
	ADDR						
15	14	13	12	11	10	9	8
	ADDR						
7	6	5	4	3	2	1	0
ADDR							

The unicast hash enable (UNIHEN) and the multicast hash enable (MITIHEN) bits in the GMAC Network Configuration Register enable the reception of hash matched frames. See Section 42.6.9 "Hash Addressing".

# • ADDR: Hash Address

Bits 63 to 32 of the Hash Address Register.

# 44.3 Block Diagram

#### Figure 44-1. DACC Block Diagram



# 44.4 Signal Description

#### Table 44-1. DACC Pin Description

Pin Name	Description
DAC0–DAC1	Analog output channels
DATRG	External triggers

# 44.5 Product Dependencies

# 44.5.1 Power Management

The user must first enable the DAC Controller Clock in the Power Management Controller (PMC) before using the DACC.

The DACC becomes active as soon as a conversion is requested and at least one channel is enabled. The DACC is automatically deactivated when no channels are enabled.



# 46.7 12-bit AFE (Analog Front End) Characteristics

Electrical data are in accordance with the following standard conditions unless otherwise specified:

- Operating temperature range from -40 to 105 °C
- Min and max data are defined as three times the standard deviation of the manufacturing process





#### 46.7.1 ADC Power Supply

Table 46-27.	Analog Power Supply Characteristics
--------------	-------------------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Supply Voltage Dange	Full operational	2.4	—	3.6	V
VDDIN	Supply vollage Range	(1)	2		2.4	V
I <sub>VDDIN</sub>		ADC Sleep Mode <sup>(2)</sup>		4	8	μA
	Analog Current Consumption	ADC Fast Wake-up Mode <sup>(3)</sup>	_	1.8	3	mA
		ADC Normal Mode		3.8	6	mA
I <sub>VDDcore</sub>	Disitel Coment Concomption	ADC Sleep Mode (all off) <sup>(2)</sup>		_	0.1	μA
	Digital Current Consumption	ADC Normal Mode		0.2	0.4	mA

Notes: 1. See Section "Low Voltage Supply".

2. In Sleep mode the ADC core, sample and hold, and internal reference operational amplifier are off.

3. In Fast Wake-up mode, only the ADC core is off.

#### 46.7.1.1 ADC Bias Current

All current consumption is performed when the field IBCTL in the AFEC Control Register (AFEC\_ACR) is set to 01.

IBCTL controls the ADC biasing current, with the nominal setting IBCTL = 01.

IBCTL = 01 is the default configuration suitable for a sampling frequency of up to 1 MHz. If the sampling frequency is below 500 kHz, IBCTL = 00 can also be used to reduce the current consumption.

Table 46-28.	ADC Bias Current A	djustment
--------------	--------------------	-----------

IBCTL = 00	IBCTL = 01	IBCTL = 10	IBCTL = 11
Тур-22%	Тур	Reserved	Reserved

