

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFL

Product Status	Last Time Buy
Core Processor	XC800
Core Size	8-Bit
Speed	25MHz
Connectivity	LINbus, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	27
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	38-TFSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-38-4
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc8664fra5vbelxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2012-12 Published by Infineon Technologies AG 81726 Munich, Germany © 2012 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



#### **Summary of Features**

#### SAL-XC866 Variant Devices

The SAL-XC866 product family features devices with different configurations and program memory sizes, offering cost-effective solution for different application requirements.

The list of SAL-XC866 devices and their differences are summarized in Table 1.

Device Type	Device Name	Power Supply (V)	P-Flash Size (Kbytes)	D-Flash Size (Kbytes)	LIN BSL Support
Flash <sup>1)</sup>	SAL-XC866L-4FRA	5.0	12	4	Yes
	SAL-XC866L-2FRA	5.0	4	4	Yes
	SAL-XC866L-4FRA	3.3	12	4	Yes
	SAL-XC866L-2FRA	3.3	4	4	Yes

#### Table 1 Device Summary

<sup>1)</sup> The flash memory (P-Flash and D-Flash) can be used for code or data.

#### **Ordering Information**

The ordering code for Infineon Technologies microcontrollers provides an exact reference to the required product. This ordering code identifies:

- The derivative itself, i.e. its function set, the temperature range, and the supply voltage
- the package and the type of delivery

For the available ordering codes for the SAL-XC866, please refer to your responsible sales representative or your local distributor.

As this document refers to all the derivatives, some descriptions may not apply to a specific product. For simplicity all versions are referred to by the term SAL-XC866 throughout this document.



#### **General Device Information**

# 2.3 Pin Configuration



Figure 4 SAL-XC866 Pin Configuration, PG-TSSOP-38 Package (top view)



# Table 8 Port Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
B1 <sub>H</sub>	P3_ALTSEL1 Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Alternate Select 1 Register	Туре	rw							
RMAP =	0, Page 3									
80 <sub>H</sub> P	P0_OD Reset: 00 <sub>H</sub>	Bit Field		D	P5	P4	P3	P2	P1	P0
	P0 Open Drain Control Register	Туре		r	rw	rw	rw	rw	rw	rw
90 <sub>H</sub>	P1_OD Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5		0		P1	P0
P1 Open Drain Control Register		Туре	rw	rw	rw		r		rw	rw
<b>В0<sub>Н</sub> Р</b> Р	P3_OD Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Open Drain Control Register	Туре	rw							

The ADC SFRs can be accessed in the standard memory area (RMAP = 0).

# Table 9 ADC Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	0					1		1	1	1
D1 <sub>H</sub>	ADC_PAGE Reset: 00	H Bit Field	C	)P	ST	NR	0	PAGE		
	Page Register for ADC	Туре	,	w	١	N	r		rwh	
RMAP =	0, Page 0	•								
CA <sub>H</sub>	ADC_GLOBCTR Reset: 30	H Bit Field	ANON	DW	C	тс		(	0	
	Global Control Register	Туре	rw	rw	r	w			r	
CBH	ADC_GLOBSTR Reset: 00 Global Status Register	H Bit Field		0		CHNR		0	SAM PLE	BUSY
		Туре		r		rh		r	rh	rh
CCH	ADC_PRAR Reset: 00	H Bit Field	ASEN1	ASEN0	0	ARBM	CSM1	PRIO1	CSM0	PRIO0
	Priority and Arbitration Register	Туре	rw	rw	r	rw	rw	rw	rw	rw
CD <sub>H</sub>	ADC_LCBR Reset: B7	H Bit Field		BOU	IND1			BOL	JND0	
	Limit Check Boundary Register	Туре		r	w			r	w	
CEH	ADC_INPCR0 Reset: 00	H Bit Field				S	ГС			
	Input Class Register 0	Туре		rv		w	r			
CF <sub>H</sub>	ADC_ETRCR Reset: 00 External Trigger Control Register	H Bit Field	SYNEN 1	SYNEN SYNEN ETRSEL		I ETRSEL0			0	
		Туре	rw	rw		rw			rw	
RMAP =	0, Page 1									
CA <sub>H</sub>	ADC_CHCTR0 Reset: 00	H Bit Field	0	LCC		0		RESRSEL		
	Channel Control Register 0	Туре	r		rw		r		rw	
CBH	ADC_CHCTR1 Reset: 00	H Bit Field	0		LCC		0		RESRSEL	
	Channel Control Register 1	Туре	r		rw			r	rw	
CCH	ADC_CHCTR2 Reset: 00	H Bit Field	0		LCC			0	RESRSEL	
	Channel Control Register 2	Туре	r		rw			r	r	w
CD <sub>H</sub>	ADC_CHCTR3 Reset: 00	H Bit Field	0		LCC			0	RES	RSEL
	Channel Control Register 3	Туре	r		rw			r	r	w
CEH	ADC_CHCTR4 Reset: 00	H Bit Field	0		LCC			0	RES	RSEL
	Channel Control Register 4	Туре	r		rw			r	r	w
CF <sub>H</sub>	ADC_CHCTR5 Reset: 00	H Bit Field	0		LCC			0	RES	RSEL
	Channel Control Register 5	Туре	r		rw			r	r	w
D2 <sub>H</sub>	ADC_CHCTR6 Reset: 00	H Bit Field	0		LCC			0	RES	RSEL
	Channel Control Register 6	Туре	r		rw			r	r	w
D3 <sub>H</sub>	ADC_CHCTR7 Reset: 00	H Bit Field	0		LCC			0	RES	RSEL
	Channel Control Register 7		r		rw			r	r	w
RMAP =	0, Page 2									

Data Sheet



# Table 11 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
FB <sub>H</sub>	CCU6_CC60SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field			1	CC6	OSH				
	Channel CC60 High	Туре	rwh								
FC <sub>H</sub>	CCU6_CC61SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field	CC61SL								
	Channel CC61 Low	Туре				rv	vh				
FD <sub>H</sub>	CCU6_CC61SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field				CC6	1SH				
	Channel CC61 High	Туре	rwh								
FE <sub>H</sub>	CCU6_CC62SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field				CCE	S2SL				
	Channel CC62 Low	Туре				rv	vh				
FF <sub>H</sub>	CCU6_CC62SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field				CC6	2SH				
		Туре				rv	vh				
RMAP =	- 0, Page 1										
9A <sub>H</sub>	Capture/Compare Register for Channe CC63 Low					CCE	53VL				
		Type				r	h				
9BH	CCU6_CC63RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field	CC63VH								
						r	h				
9CH	CCU6_T12PRL Reset: 00 <sub>H</sub>	Bit Field	I I ZPVL								
		Type				rv	vh				
9DH	Timer T12 Period Register High	Bit Field	TI2PVN								
05		Type Dit Field	[WI] T42D//								
9EH	Timer T13 Period Register Low	DIL FIEIO	rwb								
0E.	CCUE T13PPH Posot: 00	Type Bit Fiold									
31 H	Timer T13 Period Register High		nwb								
Δ4	CCU6 T12DTCI Reset: 00	Bit Field					ΓM				
н	Dead-Time Control Register for Timer T12 Low	Туре				r	w				
A5 <sub>H</sub>	CCU6_T12DTCH Reset: 00 <sub>H</sub> Dead-Time Control Register for Timer	Bit Field	0	DTR2	DTR1	DTR0	0	DTE2	DTE1	DTE0	
	T12 High	Туре	r	rh	rh	rh	r	rw	rw	rw	
A6 <sub>H</sub>	CCU6_TCTR0L Reset: 00 <sub>H</sub> Timer Control Register 0 Low	Bit Field	СТМ	CDIR	STE12	T12R	T12 PRE		T12CLK		
		Туре	rw	rh	rh	rh	rw		rw		
A7 <sub>H</sub>	CCU6_TCTR0H Reset: 00 <sub>H</sub> Timer Control Register 0 High	Bit Field	(	)	STE13	T13R	T13 PRE		T13CLK		
		Туре		r	rh	rh	rw	rw			
FA <sub>H</sub>	CCU6_CC60RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field				CC6	60VL				
	CC60 Low	Туре				r	h				
FB <sub>H</sub>	CCU6_CC60RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field				CC6	0VH				
	CC60 High	Туре				r	h				
FC <sub>H</sub>	CCU6_CC61RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field				CCE	51VL				
	CC61 Low					r	h				



AB <sub>H</sub>	SSC_CONH Control Register High	Reset: 00 <sub>H</sub>	Bit Field	EN	MS	0	AREN	BEN	PEN	REN	TEN
	Programming Mode		Туре	rw	rw	r	rw	rw	rw	rw	rw
	Operating Mode		Bit Field	EN	MS	0	BSY	BE	PE	RE	TE
		Туре	rw	rw	r	rh	rwh	rwh	rwh	rwh	
ACH	SSC_TBL	Reset: 00 <sub>H</sub>	Bit Field	TB_VALUE							
Transmitter Buffer Regis	ster Low	Туре				r	N				
AD <sub>H</sub>	SSC_RBL	Reset: 00 <sub>H</sub>	Bit Field				RB_V	ALUE			
	Receiver Buffer Registe	er Low	Туре	rh							
AE <sub>H</sub>	SSC_BRL	Reset: 00 <sub>H</sub>	Bit Field				BR_VAI	UE[7:0]			
Baudrate Timer Reloa	Register Low	Туре	rw								
AF <sub>H</sub> SSC_BRH	SSC_BRH	Reset: 00 <sub>H</sub>	Bit Field	BR_VALUE[15:8]							
	Baudrate Timer Reload	Register High	Туре		rw						

### Table 12 SSC Register Overview

The OCDS SFRs can be accessed in the mapped memory area (RMAP = 1).

### Table 13 OCDS Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	1									
E9 <sub>H</sub>	MMCR2 Reset: 0U <sub>H</sub> Monitor Mode Control Register 2	Bit Field	EXBC_ P	EXBC	MBCO N_P	MBCO N	MMEP _P	MMEP	MMOD E	JENA
		Туре	w	rw	w	rwh	w	rwh	rh	rh
F1 <sub>H</sub> MMCR Reset: 00 <sub>H</sub> Monitor Mode Control Register		Bit Field	MEXIT _P	MEXIT	MSTEP _P	MSTEP	MRAM S_P	MRAM S	TRF	RRF
		Туре	w	rwh	w	rw	w	rwh	rh	rh
F2 <sub>H</sub>	MMSR Reset: 00 <sub>H</sub> Monitor Mode Status Register	Bit Field	MBCA M	MBCIN	EXBF	SWBF	HWB3 F	HWB2 F	HWB1 F	HWB0 F
		Туре	rw	rh	rwh	rwh	rwh	rwh	rwh	rwh
F3 <sub>H</sub> MMBPCR Reset: 00 <sub>H</sub> BreakPoints Control Register		Bit Field	SWBC	HW	NB3C HW		HWB2C HV		HWB1 HWB0C C	
		Туре	rw	r	w	rw		rw	rw	
F4 <sub>H</sub>	MMICR Reset: 00 <sub>H</sub> Monitor Mode Interrupt Control Register	Bit Field	DVECT	DRETR	(	) MMUIE _P		MMUIE	RRIE_ P	RRIE
		Туре	rwh	rwh		r	w	rw	w	rw
F5 <sub>H</sub>	MMDR Reset: 00 <sub>H</sub> Monitor Mode Data Register	Bit Field				MN	IRR			
	Receive	Туре	rh							
	Transmit	Bit Field				MN	1TR			
		Туре				١	v			
F6 <sub>H</sub>	HWBPSR Reset: 00 <sub>H</sub> Hardware Breakpoints Select Register			0		BPSEL _P	L BPSEL			
		Туре	r			w		r	w	
F7 <sub>H</sub>	7 <sub>H</sub> HWBPDR Reset: 00 <sub>H</sub>		HWBPxx							
	Hardware Breakpoints Data Register	Туре				r	w			





Figure 21 V<sub>DDP</sub>, V<sub>DDC</sub> and V<sub>RESET</sub> during Power-on Reset

The second type of reset in SAL-XC866 is the hardware reset. This reset function can be used during normal operation or when the chip is in power-down mode. A reset input pin RESET is provided for the hardware reset. To ensure the recognition of the hardware reset, pin RESET must be held low for at least 100 ns.

The Watchdog Timer (WDT) module is also capable of resetting the device if it detects a malfunction in the system.

Another type of reset that needs to be detected is a reset while the device is in power-down mode (wake-up reset). While the contents of the static RAM are undefined after a power-on reset, they are well defined after a wake-up reset from power-down mode.



# 3.7.1 Module Reset Behavior

Table 17 shows how the functions of the SAL-XC866 are affected by the various reset types. A "∎" means that this function is reset to its default state.

Module/ Function	Wake-Up Reset	Watchdog Reset	Hardware Reset	Power-On Reset	Brownout Reset
CPU Core					
Peripherals					
On-Chip Static RAM	Not affected, reliable	Not affected, reliable	Not affected, reliable	Affected, un- reliable	Affected, un- reliable
Oscillator, PLL		Not affected			
Port Pins					
EVR	The voltage regulator is switched on	Not affected			
FLASH					
NMI	Disabled	Disabled			

Table 17 Effect of Reset on Device Functions

# 3.7.2 Booting Scheme

When the SAL-XC866 is reset, it must identify the type of configuration with which to start the different modes once the reset sequence is complete. Thus, boot configuration information that is required for activation of special modes and conditions needs to be applied by the external world through input pins. After power-on reset or hardware reset, the pins MBC, TMS and P0.0 collectively select the different boot options. Table 18 shows the available boot options in the SAL-XC866.

МВС	TMS	P0.0	Type of Mode	PC Start Value
1	0	х	User Mode; on-chip OSC/PLL non-bypassed	0000 <sub>H</sub>
0	0	х	BSL Mode; on-chip OSC/PLL non-bypassed	0000 <sub>H</sub>
0	1	0	OCDS Mode <sup>1)</sup> ; on-chip OSC/PLL non- bypassed	0000 <sub>H</sub>
1	1	0	Standalone User (JTAG) Mode <sup>2)</sup> ; on-chip OSC/PLL non-bypassed (normal)	0000 <sub>H</sub>

Table 18 SAL-XC866 Boot Selection

<sup>1)</sup> The OCDS mode is not accessible if Flash is protected.

<sup>2)</sup> Normal user mode with standard JTAG (TCK,TDI,TDO) pins for hot-attach purpose.



# 3.9 Power Saving Modes

The power saving modes of the SAL-XC866 provide flexible power consumption through a combination of techniques, including:

- Stopping the CPU clock
- Stopping the clocks of individual system components
- Reducing clock speed of some peripheral components
- · Power-down of the entire system with fast restart capability

After a reset, the active mode (normal operating mode) is selected by default (see **Figure 25**) and the system runs in the main system clock frequency. From active mode, different power saving modes can be selected by software. They are:

- Idle mode
- Slow-down mode
- Power-down mode



Figure 25 Transition between Power Saving Modes



 Table 23 lists the possible watchdog time range that can be achieved for different module clock frequencies. Some numbers are rounded to 3 significant digits.

Reload value	Prescaler for f <sub>PCLK</sub>					
in WDTREL	2 (WDTIN = 0)	128 (WDTIN = 1)				
	25 MHz	25 MHz				
FF <sub>H</sub>	20.5 μs	1.31 ms				
7F <sub>H</sub>	2.64 ms	169 ms				
00 <sub>H</sub>	5.24 ms	336 ms				

### Table 23 Watchdog Time Ranges



8-bit reload value (BR\_VALUE) for the baud rate timer defined by register BG
 The following formulas calculate the final baud rate without and with the fractional divider respectively:

baud rate = 
$$\frac{f_{PCLK}}{16 \times 2^{BRPRE} \times (BR_VALUE + 1)}$$
 where  $2^{BRPRE} \times (BR_VALUE + 1) > 1$ 

baud rate = 
$$\frac{f_{PCLK}}{16 \times 2^{BRPRE} \times (BR VALUE + 1)} \times \frac{STEP}{256}$$

The maximum baud rate that can be generated is limited to  $f_{PCLK}/32$ . Hence, for a module clock of 25 MHz, the maximum achievable baud rate is 0.78 MBaud.

Standard LIN protocol can support a maximum baud rate of 20kHz, the baud rate accuracy is not critical and the fractional divider can be disabled. Only the prescaler is used for auto baud rate calculation. For LIN fast mode, which supports the baud rate of 20kHz to 115.2kHz, the higher baud rates require the use of the fractional divider for greater accuracy.

Table 25 lists the various commonly used baud rates with their corresponding parameter settings and deviation errors. The fractional divider is disabled and a module clock of 25 MHz is used.

Baud rate	Prescaling Factor (2 <sup>BRPRE</sup> )	Reload Value (BR_VALUE + 1)	Deviation Error
19.2 kBaud	1 (BRPRE=000 <sub>B</sub> )	81 (51 <sub>H</sub> )	-0.47 %
9600 Baud	1 (BRPRE=000 <sub>B</sub> )	162 (A2 <sub>H</sub> )	-0.47 %
4800 Baud	2 (BRPRE=001 <sub>B</sub> )	162 (A2 <sub>H</sub> )	-0.47 %
2400 Baud	4 (BRPRE=010 <sub>B</sub> )	162 (A2 <sub>H</sub> )	-0.47 %

Table 25	Typical Baud rates for UART with Fractional Divider disabled

The fractional divider allows baud rates of higher accuracy (lower deviation error) to be generated. **Table 26** lists the resulting deviation errors from generating a baud rate of 115.2 kHz, using different module clock frequencies. The fractional divider is enabled (fractional divider mode) and the corresponding parameter settings are shown.





# 3.11.2 Baud Rate Generation using Timer 1

In UART modes 1 and 3, Timer 1 can be used for generating the variable baud rates. In theory, this timer could be used in any of its modes. But in practice, it should be set into auto-reload mode (Timer 1 mode 2), with its high byte set to the appropriate value for the required baud rate. The baud rate is determined by the Timer 1 overflow rate and the value of SMOD as follows:

[3.1]

Mode 1, 3 baud rate=  $\frac{2^{\text{SMOD}} \times f_{\text{PCLK}}}{32 \times 2 \times (256 - \text{TH1})}$ 

## 3.12 Normal Divider Mode (8-bit Auto-reload Timer)

Setting bit FDM in register FDCON to 1 configures the fractional divider to normal divider mode, while at the same time disables baud rate generation (see **Figure 28**). Once the fractional divider is enabled (FDEN = 1), it functions as an 8-bit auto-reload timer (with no relation to baud rate generation) and counts up from the reload value with each input clock pulse. Bit field RESULT in register FDRES represents the timer value, while bit field STEP in register FDSTEP defines the reload value. At each timer overflow, an overflow flag (FDCON.NDOV) will be set and an interrupt request generated. This gives an output clock  $f_{MOD}$  that is 1/n of the input clock  $f_{DIV}$ , where n is defined by 256 - STEP.

The output frequency in normal divider mode is derived as follows:

 $f_{MOD} = f_{DIV} \times \frac{1}{256 - STEP}$ [3.2]



# 3.13 LIN Protocol

The UART can be used to support the Local Interconnect Network (LIN) protocol for both master and slave operations. The LIN baud rate detection feature provides the capability to detect the baud rate within LIN protocol using Timer 2. This allows the UART to be synchronized to the LIN baud rate for data transmission and reception.

LIN is a holistic communication concept for local interconnected networks in vehicles. The communication is based on the SCI (UART) data format, a single-master/multipleslave concept, a clock synchronization for nodes without stabilized time base. An attractive feature of LIN is self-synchronization of the slave nodes without a crystal or ceramic resonator, which significantly reduces the cost of hardware platform. Hence, the baud rate must be calculated and returned with every message frame.

The structure of a LIN frame is shown in Figure 29. The frame consists of the:

- header, which comprises a Break (13-bit time low), Synch Byte (55<sub>H</sub>), and ID field
- response time
- data bytes (according to UART protocol)
- checksum



Figure 29 Structure of LIN Frame

# 3.13.1 LIN Header Transmission

LIN header transmission is only applicable in master mode. In the LIN communication, a master task decides when and which frame is to be transferred on the bus. It also identifies a slave task to provide the data transported by each frame. The information needed for the handshaking between the master and slave tasks is provided by the master task through the header portion of the frame.

The header consists of a break and synch pattern followed by an identifier. Among these three fields, only the break pattern cannot be transmitted as a normal 8-bit UART data.



The break must contain a dominant value of 13 bits or more to ensure proper synchronization of slave nodes.

In the LIN communication, a slave task is required to be synchronized at the beginning of the protected identifier field of frame. For this purpose, every frame starts with a sequence consisting of a break field followed by a synch byte field. This sequence is unique and provides enough information for any slave task to detect the beginning of a new frame and be synchronized at the start of the identifier field.

Upon entering LIN communication, a connection is established and the transfer speed (baud rate) of the serial communication partner (host) is automatically synchronized in the following steps:

STEP 1: Initialize interface for reception and timer for baud rate measurement

STEP 2: Wait for an incoming LIN frame from host

STEP 3: Synchronize the baud rate to the host

STEP 4: Enter for Master Request Frame or for Slave Response Frame

Note: Re-synchronization and setup of baud rate are always done for **every** Master Request Header or Slave Response Header LIN frame.



# 3.18 Analog-to-Digital Converter

The SAL-XC866 includes a high-performance 10-bit Analog-to-Digital Converter (ADC) with eight multiplexed analog input channels. The ADC uses a successive approximation technique to convert the analog voltage levels from up to eight different sources. The analog input channels of the ADC are available at Port 2.

### Features:

- Successive approximation
- 8-bit or 10-bit resolution
- Eight analog channels
- · Four independent result registers
- Result data protection for slow CPU access (wait-for-read mode)
- Single conversion mode
- Autoscan functionality
- · Limit checking for conversion results
- Data reduction filter (accumulation of up to 2 conversion results)
- Two independent conversion request sources with programmable priority
- Selectable conversion request trigger
- · Flexible interrupt generation with configurable service nodes
- Programmable sample time
- · Programmable clock divider
- · Cancel/restart feature for running conversions
- Integrated sample and hold circuitry
- Compensation of offset errors
- · Low power modes



# 4.2 DC Parameters

# 4.2.1 Input/Output Characteristics

### Table 33 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Test Conditions	
			min.	max.			
$V_{\text{DDP}}$ = 5V Range	1			1			
Output low voltage	$V_{OL}$	CC	-	1.0	V	I <sub>OL</sub> = 15 mA	
			-	0.4	V	I <sub>OL</sub> = 5 mA	
Output high voltage	V <sub>OH</sub>	CC	V <sub>DDP</sub> - 1.0	-	V	I <sub>OH</sub> = -15 mA	
			V <sub>DDP</sub> - 0.4	-	V	I <sub>OH</sub> = -5 mA	
Input low voltage on port pins (all except P0.0 & P0.1)	V <sub>ILP</sub>	SR	-	$0.3 \times V_{ m DDP}$	V	CMOS Mode	
Input low voltage on P0.0 & P0.1	V <sub>ILP0</sub>	SR	-0.2	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode	
Input low voltage on RESET pin	$V_{ILR}$	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode	
Input low voltage on TMS pin	$V_{ILT}$	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode	
Input high voltage on port pins (all except P0.0 & P0.1)	V <sub>IHP</sub>	SR	$0.7 \times V_{ m DDP}$	-	V	CMOS Mode	
Input high voltage on P0.0 & P0.1	V <sub>IHP0</sub>	SR	$0.7 \times V_{\text{DDP}}$	V <sub>DDP</sub>	V	CMOS Mode	
Input high voltage on RESET pin	$V_{IHR}$	SR	$0.7 \times V_{ m DDP}$	-	V	CMOS Mode	
Input high voltage on TMS pin	V <sub>IHT</sub>	SR	$0.75 \times V_{ m DDP}$	-	V	CMOS Mode	
Input Hysteresis <sup>1)</sup> on Port Pins	HYS	CC	$0.08  imes V_{ m DDP}$	-	V	CMOS Mode	
Input Hysteresis <sup>1)</sup> on XTAL1	HYSX	CC	$\begin{array}{c} 0.07 \times \\ V_{ m DDC} \end{array}$	-	V		







# 4.2.2 Supply Threshold Characteristics

Figure 35 Supply Threshold Parameters

### Table 34 Supply Threshold Parameters (Operating Conditions apply)

Parameters	Symbol	Symbol		Limit Values			
			min.	typ.	max.		
V <sub>DDC</sub> prewarning voltage <sup>1)</sup>	V <sub>DDCPW</sub>	СС	2.2	2.3	2.4	V	
$V_{\text{DDC}}$ brownout voltage in active mode <sup>1)</sup>	V <sub>DDCBO</sub>	СС	2.0	2.1	2.2	V	
RAM data retention voltage	V <sub>DDCRDR</sub>	СС	0.9	1.0	1.1	V	
$V_{\text{DDC}}$ brownout voltage in power-down mode <sup>2)</sup>	V <sub>DDCBOPD</sub>	СС	1.3	1.5	1.7	V	
V <sub>DDP</sub> prewarning voltage <sup>3)</sup>	V <sub>DDPPW</sub>	СС	3.3	4.0	4.65	V	
Power-on reset voltage <sup>2)4)</sup>	VDDCPOR	СС	1.3	1.5	1.7	V	

<sup>1)</sup> Detection is disabled in power-down mode.

<sup>2)</sup> Detection is enabled in both active and power-down mode.

<sup>3)</sup> Detection is enabled for external power supply of 5.0V Detection must be disabled for external power supply of 3.3V.

<sup>4)</sup> The reset of EVR is extended by 300 µs typically after the VDDC reaches the power-on reset voltage.



#### Table 37 Power Down Current (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	<b>Test Condition</b>	
		typ. <sup>1)</sup>	max. <sup>2)</sup>			
Power-Down Mode <sup>3)</sup>	I <sub>PDP</sub>	1	10	μΑ	$T_{A} = +25 \text{ °C.}^{4)}$	
		-	30	μA	$T_{A} = +85 \text{ °C.}^{4)5)}$	

<sup>1)</sup> The typical  $I_{PDP}$  values are measured at  $V_{DDP} = 5.0$  V.

<sup>2)</sup> The maximum  $I_{PDP}$  values are measured at  $V_{DDP}$  = 5.5 V.

<sup>3)</sup> I<sub>PDP</sub> (power-down mode) has a maximum value of 500 µA at  $T_A$  = + 150 °C.

<sup>4)</sup> I<sub>PDP</sub> (power-down mode) is measured with: RESET = V<sub>DDP</sub>, V<sub>AGND</sub>= V<sub>SS</sub>, RXD/INT0 = V<sub>DDP</sub>; rest of the ports are programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.

<sup>5)</sup> Not subject to production test, verified by design/characterization.



### 4.3.6 SSC Master Mode Timing

# Table 43 SSC Master Mode Timing (Operating Conditions apply; CL = 50 pF)

Parameter	Symbol		Limit	Unit	
			min.	max.	
SCLK clock period <sup>1)</sup>	t <sub>0</sub>	CC	2*T <sub>SSC</sub> 2)	-	ns
MTSR delay from SCLK <sup>1)</sup>	<i>t</i> <sub>1</sub>	CC	0	8	ns
MRST setup to SCLK <sup>1)</sup>	<i>t</i> <sub>2</sub>	SR	22	_	ns
MRST hold from SCLK <sup>1)</sup> -	$t_3$	SR	0	-	ns

<sup>1)</sup> Not all parameters are 100% tested, but are verified by design/characterization and test correlation.

<sup>2)</sup>  $T_{SSCmin} = T_{CPU} = 1/f_{CPU}$ . When  $f_{CPU} = 25$  MHz,  $t_0 = 80$  ns.  $T_{CPU}$  is the CPU clock period.



Figure 44 SSC Master Mode Timing



### Package and Reliability

# 5.2 Package Outline



Figure 45 PG-TSSOP-38-4 Package Outline