

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Last Time Buy
Core Processor	XC800
Core Size	8-Bit
Speed	25MHz
Connectivity	LINbus, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	27
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	38-TFSOP (0.173", 4.40mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc866l4fra3vbelxuma1

3.17	Capture/Compare Unit 6	78
3.18	Analog-to-Digital Converter	80
3.18.1	ADC Clocking Scheme	81
3.18.2	ADC Conversion Sequence	82
3.19	On-Chip Debug Support	83
3.19.1	JTAG ID Register	84
3.20	Identification Register	85
4	Electrical Parameters	86
4.1	General Parameters	86
4.1.1	Parameter Interpretation	86
4.1.2	Absolute Maximum Rating	87
4.1.3	Operating Conditions	88
4.2	DC Parameters	89
4.2.1	Input/Output Characteristics	89
4.2.2	Supply Threshold Characteristics	93
4.2.3	ADC Characteristics	94
4.2.3.1	ADC Conversion Timing	96
4.2.4	Power Supply Current	97
4.3	AC Parameters	99
4.3.1	Testing Waveforms	99
4.3.2	Output Rise/Fall Times	100
4.3.3	Power-on Reset and PLL Timing	101
4.3.4	On-Chip Oscillator Characteristics	102
4.3.5	JTAG Timing	103
4.3.6	SSC Master Mode Timing	105
5	Package and Reliability	106
5.1	Package Parameters (PG-TSSOP-38)	106
5.2	Package Outline	107
5.3	Quality Declaration	108

Summary of Features

Features (continued):

- Reset generation
 - Power-On reset
 - Hardware reset
 - Brownout reset for core logic supply
 - Watchdog timer reset
 - Power-Down Wake-up reset
- On-chip OSC and PLL for clock generation
 - PLL loss-of-lock detection
- Power saving modes
 - slow-down mode
 - idle mode
 - power-down mode with wake-up capability via RXD or EXINT0
 - clock gating control to each peripheral
- Programmable 16-bit Watchdog Timer (WDT)
- Four ports
 - 19 pins as digital I/O
 - 8 pins as digital/analog input
- 8-channel, 10-bit ADC
- Three 16-bit timers
 - Timer 0 and Timer 1 (T0 and T1)
 - Timer 2
- Capture/compare unit for PWM signal generation (CCU6)
- Full-duplex serial interface (UART)
- Synchronous serial channel (SSC)
- On-chip debug support
 - 1 Kbyte of monitor ROM (part of the 8-Kbyte Boot ROM)
 - 64 bytes of monitor RAM
- PG-TSSOP-38 pin package
- Temperature range T_A :
 - SAL (-40 to 150 °C)

General Device Information
Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Type	Reset State	Function
P3		I		Port 3
				Port 3 is a bidirectional general purpose I/O port. It can be used as alternate functions for the CCU6.
P3.0	32		Hi-Z	CCPOS1_2 CCU6 Hall Input 1 CC60_0 Input/Output of Capture/Compare channel 0
P3.1	33		Hi-Z	CCPOS0_2 CCU6 Hall Input 0 CC61_2 Input/Output of Capture/Compare channel 1 COUT60_0 Output of Capture/Compare channel 0
P3.2	34		Hi-Z	CCPOS2_2 CCU6 Hall Input 2 CC61_0 Input/Output of Capture/Compare channel 1
P3.3	35		Hi-Z	COUT61_0 Output of Capture/Compare channel 1
P3.4	36		Hi-Z	CC62_0 Input/Output of Capture/Compare channel 2
P3.5	37		Hi-Z	COUT62_0 Output of Capture/Compare channel 2
P3.6	30	PD		<u>CTRAP_0</u> CCU6 Trap Input
P3.7	31	Hi-Z		EXINT4 External Interrupt Input 4 COUT63_0 Output of Capture/Compare channel 3

Functional Description

Note: The RMAP bit must be cleared/set by ANL or ORL instructions. The rest bits of SYSCON0 should not be modified.

As long as bit RMAP is set, the mapped SFR area can be accessed. This bit is not cleared automatically by hardware. Thus, before standard/mapped registers are accessed, bit RMAP must be cleared/set, respectively, by software.




Figure 7 Address Extension by Mapping

Functional Description

3.2.2.2 Address Extension by Paging

Address extension is further performed at the module level by paging. With the address extension by mapping, the SAL-XC866 has a 256-SFR address range. However, this is still less than the total number of SFRs needed by the on-chip peripherals. To meet this requirement, some peripherals have a built-in local address extension mechanism for increasing the number of addressable SFRs. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit field PAGE in the module page register MOD_PAGE. Hence, the bit field PAGE must be programmed before accessing the SFR of the target module. Each module may contain a different number of pages and a different number of SFRs per page, depending on the specific requirement. Besides setting the correct RMAP bit value to select the SFR area, the user must also ensure that a valid PAGE is selected to target the desired SFR. A page inside the extended address range can be selected as shown in [Figure 8](#).




Figure 8 Address Extension by Paging

Functional Description

3.2.4 SAL-XC866 Register Overview

The SFRs of the SAL-XC866 are organized into groups according to their functional units. The contents (bits) of the SFRs are summarized in [Table 5](#) to [Table 13](#), with the addresses of the bitaddressable SFRs appearing in bold typeface.

The CPU SFRs can be accessed in both the standard and mapped memory areas (RMAP = 0 or 1).

Table 5 CPU Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0		
RMAP = 0 or 1												
81H	SP Stack Pointer Register	Reset: 07H	Bit Field	SP								
			Type	rw								
82H	DPL Data Pointer Register Low	Reset: 00H	Bit Field	DPL7	DPL6	DPL5	DPL4	DPL3	DPL2	DPL1		
			Type	rw	rw	rw	rw	rw	rw	rw		
83H	DPH Data Pointer Register High	Reset: 00H	Bit Field	DPH7	DPH6	DPH5	DPH4	DPH3	DPH2	DPH1		
			Type	rw	rw	rw	rw	rw	rw	rw		
87H	PCON Power Control Register	Reset: 00H	Bit Field	SMOD	0			GF1	GF0	0		
			Type	rw	r			rw	rw	r		
88H	TCON Timer Control Register	Reset: 00H	Bit Field	TF1	TR1	TF0	TR0	IE1	IT1	IE0		
			Type	rwh	rw	rwh	rw	rwh	rw	rwh		
89H	TMOD Timer Mode Register	Reset: 00H	Bit Field	GATE1	0	T1M	GATE0	0	TOM			
			Type	rw	r	rw	rw	r	rw			
8AH	TL0 Timer 0 Register Low	Reset: 00H	Bit Field	VAL								
			Type	rwh								
8BH	TL1 Timer 1 Register Low	Reset: 00H	Bit Field	VAL								
			Type	rwh								
8CH	TH0 Timer 0 Register High	Reset: 00H	Bit Field	VAL								
			Type	rwh								
8DH	TH1 Timer 1 Register High	Reset: 00H	Bit Field	VAL								
			Type	rwh								
98H	SCON Serial Channel Control Register	Reset: 00H	Bit Field	SM0	SM1	SM2	REN	TB8	RB8	TI		
			Type	rw	rw	rw	rw	rw	rwh	rwh		
99H	SBUF Serial Data Buffer Register	Reset: 00H	Bit Field	VAL								
			Type	rwh								
A2H	EO Extended Operation Register	Reset: 00H	Bit Field	0			TRAP_EN	0				
			Type	r			rw	r				
A8H	IENO Interrupt Enable Register 0	Reset: 00H	Bit Field	EA	0	ET2	ES	ET1	EX1	ET0		
			Type	rw	r	rw	rw	rw	rw	rw		
B8H	IP Interrupt Priority Register	Reset: 00H	Bit Field	0			PS	PT1	PX1	PT0		
			Type	r			rw	rw	rw	rw		
B9H	IPH Interrupt Priority Register High	Reset: 00H	Bit Field	0			PT2H	PSH	PT1H	PX1H		
			Type	r			rw	rw	rw	rw		
D0H	PSW Program Status Word Register	Reset: 00H	Bit Field	CY	AC	F0	RS1	RS0	OV	F1		
			Type	rw	rwh	rwh	rw	rw	rwh	rwh		
E0H	ACC Accumulator Register	Reset: 00H	Bit Field	ACC7	ACC6	ACC5	ACC4	ACC3	ACC2	ACC1		
			Type	rw	rw	rw	rw	rw	rw	rw		
E8H	IEN1 Interrupt Enable Register 1	Reset: 00H	Bit Field	ECCIP3	ECCIP2	ECCIP1	ECCIP0	EXM	EX2	ESSC		
			Type	rw	rw	rw	rw	rw	rw	rw		

Functional Description
Table 5 CPU Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
F0 _H	B B Register	Bit Field	B7	B6	B5	B4	B3	B2	B1	B0
		Type	rw	rw	rw	rw	rw	rw	rw	rw
F8 _H	IP1 Interrupt Priority Register 1	Bit Field	PCCIP 3	PCCIP 2	PCCIP 1	PCCIP 0	PXM	PX2	PSSC	PADC
		Type	rw	rw	rw	rw	rw	rw	rw	rw
F9 _H	IPH1 Interrupt Priority Register 1 High	Bit Field	PCCIP 3H	PCCIP 2H	PCCIP 1H	PCCIP 0H	PXMH	PX2H	PSSCH	PADC H
		Type	rw	rw	rw	rw	rw	rw	rw	rw

The system control SFRs can be accessed in the standard memory area (RMAP = 0).

Table 6 System Control Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP = 0 or 1										
8F _H	SYSCONO System Control Register 0	Bit Field				0				RMAP
		Type				r				rw
RMAP = 0										
BF _H	SCU_PAGE Page Register for System Control	Bit Field	OP		STNR		0		PAGE	
		Type	w		w		r		rwh	
RMAP = 0, Page 0										
B3 _H	MODPISEL Peripheral Input Select Register	Bit Field	0		JTAG TDIS	JTAG TCKS	0		EXINT OIS	URRIS
		Type	r		rw	rw	r		rw	rw
B4 _H	IRCON0 Interrupt Request Register 0	Bit Field	0	EXINT 6	EXINT 5	EXINT 4	EXINT 3	EXINT 2	EXINT 1	EXINT 0
		Type	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh
B5 _H	IRCON1 Interrupt Request Register 1	Bit Field	0		ADCS RC1	ADCS RC0	RIR		TIR	EIR
		Type	r		rwh	rwh	rwh	rwh	rwh	rwh
B7 _H	EXICON0 External Interrupt Control Register 0	Bit Field	EXINT3		EXINT2		EXINT1		EXINT0	
		Type	rw		rw		rw		rw	
BA _H	EXICON1 External Interrupt Control Register 1	Bit Field	0		EXINT6		EXINT5		EXINT4	
		Type	r		rw		rw		rw	
BB _H	NMICON NMI Control Register	Bit Field	0	NMI ECC	NMI VDDP	NMI VDD	NMI OCDS	NMI FLASH	NMI PLL	NMI WDT
		Type	r	rw	rw	rw	rw	rw	rw	rw
BC _H	NMISR NMI Status Register	Bit Field	0	FNMI ECC	FNMI VDDP	FNMI VDD	FNMI OCDS	FNMI FLASH	FNMI PLL	FNMI WDT
		Type	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh
BD _H	BCON Baud Rate Control Register	Bit Field	BGSEL	0	BREN		BRPRE		R	
		Type	rw	r	rw		rw		rw	
BE _H	BG Baud Rate Timer/Reload Register	Bit Field			BR_VALUE					
		Type			rw					
E9 _H	FDCON Fractional Divider Control Register	Bit Field	BGS	SYNEN	ERRSY N	EOFSY N	BRK	NDOV	FDM	FDEN
		Type	rw	rw	rwh	rwh	rwh	rwh	rw	rw
EA _H	FDSTEP Fractional Divider Reload Register	Bit Field				STEP				
		Type				rw				
EB _H	FDRES Fractional Divider Result Register	Bit Field				RESULT				
		Type				rh				
RMAP = 0, Page 1										

Functional Description

Table 11 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
FB _H	CCU6_CC60SRH Reset: 00 _H	Bit Field	CC60SH								
		Type	rwh								
FC _H	CCU6_CC61SRL Reset: 00 _H	Bit Field	CC61SL								
		Type	rwh								
FD _H	CCU6_CC61SRH Reset: 00 _H	Bit Field	CC61SH								
		Type	rwh								
FE _H	CCU6_CC62SRL Reset: 00 _H	Bit Field	CC62SL								
		Type	rwh								
FF _H	CCU6_CC62SRH Reset: 00 _H	Bit Field	CC62SH								
		Type	rwh								
RMAP = 0, Page 1											
9A _H	CCU6_CC63RL Reset: 00 _H	Bit Field	CC63VL								
		Type	rh								
9B _H	CCU6_CC63RH Reset: 00 _H	Bit Field	CC63VH								
		Type	rh								
9C _H	CCU6_T12PRL Reset: 00 _H	Bit Field	T12PVL								
		Type	rwh								
9D _H	CCU6_T12PRH Reset: 00 _H	Bit Field	T12PVH								
		Type	rwh								
9E _H	CCU6_T13PRL Reset: 00 _H	Bit Field	T13PVL								
		Type	rwh								
9F _H	CCU6_T13PRH Reset: 00 _H	Bit Field	T13PVH								
		Type	rwh								
A4 _H	CCU6_T12DTCL Reset: 00 _H	Bit Field	DTM								
		Type	rw								
A5 _H	CCU6_T12DTCH Reset: 00 _H	Bit Field	0	DTR2	DTR1	DTR0	0	DTE2	DTE1	DTE0	
		Type	r	rh	rh	rh	r	rw	rw	rw	
A6 _H	CCU6_TCTR0L Reset: 00 _H	Bit Field	CTM	CDIR	STE12	T12R	T12 PRE	T12CLK			
		Type	rw	rh	rh	rh	rw	rw			
A7 _H	CCU6_TCTR0H Reset: 00 _H	Bit Field	0	STE13		T13R	T13 PRE	T13CLK			
		Type	r	rh	rh	rw	rw	rw			
FA _H	CCU6_CC60RL Reset: 00 _H	Bit Field	CC60VL								
		Type	rh								
FB _H	CCU6_CC60RH Reset: 00 _H	Bit Field	CC60VH								
		Type	rh								
FC _H	CCU6_CC61RL Reset: 00 _H	Bit Field	CC61VL								
		Type	rh								

Functional Description

Table 11 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
FF _H	CCU6_TRPCTRH Trap Control Register High Reset: 00 _H	Bit Field	TRPPE N	TRPEN 13						TRPEN
RMAP = 0, Page 3										
9A _H	CCU6_MCMOUTL Multi-Channel Mode Output Register Low Reset: 00 _H	Bit Field	0	R						MCMP
		Type	r	rh						rh
9B _H	CCU6_MCMOUTH Multi-Channel Mode Output Register High Reset: 00 _H	Bit Field	0		CURH					EXPH
		Type	r		rh					rh
9C _H	CCU6_ISL Capture/Compare Interrupt Status Register Low Reset: 00 _H	Bit Field	T12PM	T12OM	ICC62F	ICC62 R	ICC61F	ICC61 R	ICC60F	ICC60 R
		Type	rh	rh	rh	rh	rh	rh	rh	rh
9D _H	CCU6_ISH Capture/Compare Interrupt Status Register High Reset: 00 _H	Bit Field	STR	IDLE	WHE	CHE	TRPS	TRPF	T13PM	T13CM
		Type	rh	rh	rh	rh	rh	rh	rh	rh
9E _H	CCU6_PISEL0L Port Input Select Register 0 Low Reset: 00 _H	Bit Field	IISTRP		ISCC62		ISCC61			ISCC60
		Type	rw		rw		rw			rw
9F _H	CCU6_PISEL0H Port Input Select Register 0 High Reset: 00 _H	Bit Field	IST12HR		ISPOS2		ISPOS1			ISPOS0
		Type	rw		rw		rw			rw
A4 _H	CCU6_PISEL2 Port Input Select Register 2 Reset: 00 _H	Bit Field	0							IST13HR
		Type			r					rw
FA _H	CCU6_T12L Timer T12 Counter Register Low Reset: 00 _H	Bit Field								T12CVL
		Type								rw
FB _H	CCU6_T12H Timer T12 Counter Register High Reset: 00 _H	Bit Field								T12CVH
		Type								rw
FC _H	CCU6_T13L Timer T13 Counter Register Low Reset: 00 _H	Bit Field								T13CVL
		Type								rw
FD _H	CCU6_T13H Timer T13 Counter Register High Reset: 00 _H	Bit Field								T13CVH
		Type								rw
FE _H	CCU6_CMPSTATL Compare State Register Low Reset: 00 _H	Bit Field	0	CC63 ST	CCPO S2	CCPO S1	CCPO S0	CC62 ST	CC61 ST	CC60 ST
		Type	r	rh	rh	rh	rh	rh	rh	rh
FF _H	CCU6_CMPSTATH Compare State Register High Reset: 00 _H	Bit Field	T13IM	COUT 63PS	COUT 62PS	CC62 PS	COUT 61PS	CC61 PS	COUT 60PS	CC60 PS
		Type	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

The SSC SFRs can be accessed in the standard memory area (RMAP = 0).

Table 12 SSC Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP = 0										
A9 _H	SSC_PISEL Port Input Select Register Reset: 00 _H	Bit Field		0					CIS	SIS
		Type		r					rw	rw
AA _H	SSC_CONL Control Register Low Programming Mode Reset: 00 _H	Bit Field	LB	PO	PH	HB				BM
		Type	rw	rw	rw	rw				rw
	Operating Mode	Bit Field	0							BC
		Type		r						rh

Functional Description

3.4 Interrupt System

The XC800 Core supports one non-maskable interrupt (NMI) and 14 maskable interrupt requests. In addition to the standard interrupt functions supported by the core, e.g., configurable interrupt priority and interrupt masking, the XC866 interrupt system provides extended interrupt support capabilities such as the mapping of each interrupt vector to several interrupt sources to increase the number of interrupt sources supported, and additional status registers for detecting and determining the interrupt source.

3.4.1 Interrupt Source

Figure 12 to **Figure 16** give a general overview of the interrupt sources and illustrates the request and control flags.




Figure 12 Non-Maskable Interrupt Request Sources

Functional Description




Figure 16 Interrupt Request Sources (Part 4)

Functional Description




Figure 17 General Structure of Bidirectional Port

Functional Description




Figure 18 General Structure of Input Port

Functional Description

3.7.1 Module Reset Behavior

Table 17 shows how the functions of the SAL-XC866 are affected by the various reset types. A “■” means that this function is reset to its default state.

Table 17 Effect of Reset on Device Functions

Module/ Function	Wake-Up Reset	Watchdog Reset	Hardware Reset	Power-On Reset	Brownout Reset
CPU Core	■	■	■	■	■
Peripherals	■	■	■	■	■
On-Chip Static RAM	Not affected, reliable	Not affected, reliable	Not affected, reliable	Affected, un- reliable	Affected, un- reliable
Oscillator, PLL	■	Not affected	■	■	■
Port Pins	■	■	■	■	■
EVR	The voltage regulator is switched on	Not affected	■	■	■
FLASH	■	■	■	■	■
NMI	Disabled	Disabled	■	■	■

3.7.2 Booting Scheme

When the SAL-XC866 is reset, it must identify the type of configuration with which to start the different modes once the reset sequence is complete. Thus, boot configuration information that is required for activation of special modes and conditions needs to be applied by the external world through input pins. After power-on reset or hardware reset, the pins MBC, TMS and P0.0 collectively select the different boot options. **Table 18** shows the available boot options in the SAL-XC866.

Table 18 SAL-XC866 Boot Selection

MBC	TMS	P0.0	Type of Mode	PC Start Value
1	0	x	User Mode; on-chip OSC/PLL non-bypassed	0000 _H
0	0	x	BSL Mode; on-chip OSC/PLL non-bypassed	0000 _H
0	1	0	OCDS Mode ¹⁾ ; on-chip OSC/PLL non- bypassed	0000 _H
1	1	0	Standalone User (JTAG) Mode ²⁾ ; on-chip OSC/PLL non-bypassed (normal)	0000 _H

¹⁾ The OCDS mode is not accessible if Flash is protected.

²⁾ Normal user mode with standard JTAG (TCK,TDI,TDO) pins for hot-attach purpose.

3.8.2 Clock Management

The CGU generates all clock signals required within the microcontroller from a single clock, f_{sys} . During normal system operation, the typical frequencies of the different modules are as follow:

- CPU clock: CCLK, SCLK = 25 MHz
- CCU6 clock: FCLK = 25 MHz
- Other peripherals: PCLK = 25 MHz
- Flash Interface clock: CCLK3 = 75 MHz and CCLK = 25 MHz

In addition, different clock frequency can output to pin CLKOUT(P0.0). The clock output frequency can further be divided by 2 using toggle latch (bit TLEN is set to 1), the resulting output frequency has 50% duty cycle. **Figure 24** shows the clock distribution of the SAL-XC866.




Figure 24 Clock Generation from f_{sys}

Functional Description

3.11.1 Baud-Rate Generator

The baud-rate generator is based on a programmable 8-bit reload value, and includes divider stages (i.e., prescaler and fractional divider) for generating a wide range of baud rates based on its input clock f_{PCLK} , see [Figure 28](#).




Figure 28 Baud-rate Generator Circuitry

The baud rate timer is a count-down timer and is clocked by either the output of the fractional divider (f_{MOD}) if the fractional divider is enabled (FDCON.FDEN = 1), or the output of the prescaler (f_{DIV}) if the fractional divider is disabled (FDEN = 0). For baud rate generation, the fractional divider must be configured to fractional divider mode (FDCON.FDM = 0). This allows the baud rate control run bit BCON.R to be used to start or stop the baud rate timer. At each timer underflow, the timer is reloaded with the 8-bit reload value in register BG and one clock pulse is generated for the serial channel.

Enabling the fractional divider in normal divider mode (FDEN = 1 and FDM = 1) stops the baud rate timer and nullifies the effect of bit BCON.R. See [Section 3.12](#).

The baud rate (f_{BR}) value is dependent on the following parameters:

- Input clock f_{PCLK}
- Prescaling factor (2^{BRPRE}) defined by bit field BRPRE in register BCON
- Fractional divider (STEP/256) defined by register FDSTEP
(to be considered only if fractional divider is enabled and operating in fractional divider mode)

Functional Description

3.15 Timer 0 and Timer 1

Timers 0 and 1 are count-up timers which are incremented every machine cycle, or in terms of the input clock, every 2 PCLK cycles. They are fully compatible and can be configured in four different operating modes for use in a variety of applications, see **Table 27**. In modes 0, 1 and 2, the two timers operate independently, but in mode 3, their functions are specialized.

Table 27 Timer 0 and Timer 1 Modes

Mode	Operation
0	13-bit timer The timer is essentially an 8-bit counter with a divide-by-32 prescaler. This mode is included solely for compatibility with Intel 8048 devices.
1	16-bit timer The timer registers, TLx and THx, are concatenated to form a 16-bit counter.
2	8-bit timer with auto-reload The timer register TLx is reloaded with a user-defined 8-bit value in THx upon overflow.
3	Timer 0 operates as two 8-bit timers The timer registers, TL0 and TH0, operate as two separate 8-bit counters. Timer 1 is halted and retains its count even if enabled.

Electrical Parameters

4.2 DC Parameters

4.2.1 Input/Output Characteristics

Table 33 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min.	max.		
$V_{DDP} = 5V$ Range					
Output low voltage	V_{OL} CC	–	1.0	V	$I_{OL} = 15 \text{ mA}$
		–	0.4	V	$I_{OL} = 5 \text{ mA}$
Output high voltage	V_{OH} CC	$V_{DDP} - 1.0$	–	V	$I_{OH} = -15 \text{ mA}$
		$V_{DDP} - 0.4$	–	V	$I_{OH} = -5 \text{ mA}$
Input low voltage on port pins (all except P0.0 & P0.1)	V_{ILP} SR	–	$0.3 \times V_{DDP}$	V	CMOS Mode
Input low voltage on P0.0 & P0.1	V_{ILP0} SR	-0.2	$0.3 \times V_{DDP}$	V	CMOS Mode
Input low voltage on RESET pin	V_{ILR} SR	–	$0.3 \times V_{DDP}$	V	CMOS Mode
Input low voltage on TMS pin	V_{ILT} SR	–	$0.3 \times V_{DDP}$	V	CMOS Mode
Input high voltage on port pins (all except P0.0 & P0.1)	V_{IHP} SR	$0.7 \times V_{DDP}$	–	V	CMOS Mode
Input high voltage on P0.0 & P0.1	V_{IHP0} SR	$0.7 \times V_{DDP}$	V_{DDP}	V	CMOS Mode
Input high voltage on RESET pin	V_{IHR} SR	$0.7 \times V_{DDP}$	–	V	CMOS Mode
Input high voltage on TMS pin	V_{IHT} SR	$0.75 \times V_{DDP}$	–	V	CMOS Mode
Input Hysteresis ¹⁾ on Port Pins	HYS CC	$0.08 \times V_{DDP}$	–	V	CMOS Mode
Input Hysteresis ¹⁾ on XTAL1	$HYSXCC$	$0.07 \times V_{DDC}$	–	V	

Electrical Parameters

4.2.2 Supply Threshold Characteristics




Figure 35 Supply Threshold Parameters

Table 34 Supply Threshold Parameters (Operating Conditions apply)

Parameters	Symbol	Limit Values			Unit	
		min.	typ.	max.		
V_{DDC} prewarning voltage ¹⁾	V_{DDCPW}	CC	2.2	2.3	2.4	V
V_{DDC} brownout voltage in active mode ¹⁾	V_{DDCBO}	CC	2.0	2.1	2.2	V
RAM data retention voltage	V_{DDCRDR}	CC	0.9	1.0	1.1	V
V_{DDC} brownout voltage in power-down mode ²⁾	$V_{DDCBOPD}$	CC	1.3	1.5	1.7	V
V_{DDP} prewarning voltage ³⁾	V_{DDPPW}	CC	3.3	4.0	4.65	V
Power-on reset voltage ²⁾⁴⁾	V_{DDCPOR}	CC	1.3	1.5	1.7	V

1) Detection is disabled in power-down mode.

2) Detection is enabled in both active and power-down mode.

3) Detection is enabled for external power supply of 5.0V
Detection must be disabled for external power supply of 3.3V.

4) The reset of EVR is extended by 300 µs typically after the VDDC reaches the power-on reset voltage.

Electrical Parameters

Table 37 Power Down Current (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. ¹⁾	max. ²⁾		
Power-Down Mode ³⁾	I_{PDP}	1	10	μA	$T_A = + 25^\circ\text{C}$. ⁴⁾
		-	30	μA	$T_A = + 85^\circ\text{C}$. ⁴⁾⁵⁾

1) The typical I_{PDP} values are measured at $V_{DDP} = 5.0$ V.

2) The maximum I_{PDP} values are measured at $V_{DDP} = 5.5$ V.

3) I_{PDP} (power-down mode) has a maximum value of 500 μA at $T_A = + 150^\circ\text{C}$.

4) I_{PDP} (power-down mode) is measured with: RESET = V_{DDP} , $V_{AGND} = V_{SS}$, RXD/INT0 = V_{DDP} ; rest of the ports are programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.

5) Not subject to production test, verified by design/characterization.