

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Discontinued at Digi-Key
Core Processor	XC800
Core Size	8-Bit
Speed	25MHz
Connectivity	LINbus, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	27
Program Memory Size	16КВ (16К х 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	38-TFSOP (0.173", 4.40mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc866l4fra5vbelxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1 Summary of Features 3 2 General Device Information 6 2.1 Block Diagram 6 2.2 Logic Symbol 7 3.3 Pin Configuration 8 2.4 Pin Definitions and Functions 9 3 Functional Description 14 3.1 Processor Architecture 14 3.2.1 Memory Organization 15 3.2.2 Special Function Register 19 3.2.3 Bit Protection Strategy 17 3.2.4 Address Extension by Mapping 19 3.2.2 Address Extension by Paging 21 3.2.3 Bit Protection Scheme 25 3.2.4 SAL-XC866 Register Overview 26 3.3.1 Flash Memory 38 3.3.1 Flash Memory 38 3.3.2 Flash Nectorization 40 3.3.2 Flash Nectorization 40 3.4.1 Interrupt Source and Vector 47 3.4.2 Interrupt Source and Vector 47 3.4.3 Interrupt Source and V	Table of	Contents F	Page
2 General Device Information 6 2.1 Block Diagram 6 2.2 Logic Symbol 7 3.3 Pin Configuration 8 2.4 Pin Definitions and Functions 9 3 Functional Description 14 3.1 Processor Architecture 14 3.2 Memory Organization 15 3.2.1 Memory Protection Strategy 17 3.2.2 Special Function Register 19 3.2.2.1 Address Extension by Mapping 19 3.2.2 Address Extension by Paging 21 3.3 Bit Protection Scheme 25 3.2.4 SAL-XC866 Register Overview 26 3.3 Flash Memory 38 3.3.1 Flash Programming Width 41 3.4 Interrupt Source 42 3.4.2 Interrupt Source and Vector 47 3.4.3 Interrupt Priority 49 3.5 Parallel Ports 50 3.6 Power Supply System with Embedded Voltage Regulator 53 3.7	1	Summary of Features	3
3 Functional Description 14 3.1 Processor Architecture 14 3.2 Memory Organization 15 3.2.1 Memory Protection Strategy 17 3.2.2 Special Function Register 19 3.2.2.1 Address Extension by Mapping 19 3.2.2.2 Address Extension by Paging 21 3.2.3 Bit Protection Scheme 25 3.2.4 SAL-XC866 Register Overview 26 3.3 Flash Memory 38 3.3.1 Flash Bank Sectorization 40 3.3.2 Flash Programming Width 41 3.4 Interrupt Source and Vector 42 3.4.1 Interrupt Source and Vector 47 3.4.2 Interrupt Priority 49 3.5 Parallel Ports 50 3.6 Power Supply System with Embedded Voltage Regulator 53 3.7 Reset Control 54 3.7.1 Module Reset Behavior 56 3.7.2 Booting Scheme 56 3.8 Clock Generation Unit 57	2 2.1 2.2 2.3 2.4	General Device Information Block Diagram Logic Symbol Pin Configuration Pin Definitions and Functions	6 6 7 8 9
3.6Power Supply System with Embedded Voltage Regulator533.7Reset Control543.7.1Module Reset Behavior563.7.2Booting Scheme563.8Clock Generation Unit573.8.1Recommended External Oscillator Circuits593.8.2Clock Management613.9Power Saving Modes633.10Watchdog Timer643.11Universal Asynchronous Receiver/Transmitter673.11.2Baud Rate Generator683.11.2Baud Rate Generation using Timer 1713.12Normal Divider Mode (8-bit Auto-reload Timer)713.13LIN Protocol723.14High-Speed Synchronous Serial Interface743.15Timer 0 and Timer 1763.16Timer 277	3 3.1 3.2 3.2.1 3.2.2 3.2.2.1 3.2.2.2 3.2.3 3.2.4 3.3 3.3.1 3.3.2 3.4 3.4.1 3.4.2 3.4.3 3.5	Functional Description Processor Architecture Memory Organization Memory Protection Strategy Special Function Register Address Extension by Mapping Address Extension by Paging Bit Protection Scheme SAL-XC866 Register Overview Flash Memory Flash Bank Sectorization Flash Programming Width Interrupt Source Interrupt Source and Vector Interrupt Priority Parallel Ports	. 14 . 14 . 15 . 17 . 19 . 21 . 25 . 26 . 38 . 40 . 41 . 42 . 42 . 42 . 47 . 50
3.7Reset Control543.7.1Module Reset Behavior563.7.2Booting Scheme563.8Clock Generation Unit573.8.1Recommended External Oscillator Circuits593.8.2Clock Management613.9Power Saving Modes633.10Watchdog Timer643.11Universal Asynchronous Receiver/Transmitter673.11.1Baud-Rate Generator683.11.2Baud Rate Generation using Timer 1713.12Normal Divider Mode (8-bit Auto-reload Timer)713.13LIN Protocol723.14High-Speed Synchronous Serial Interface743.16Timer 277	3.6	Power Supply System with Embedded Voltage Regulator	. 53
3.7.2Booting Scheme563.8Clock Generation Unit573.8.1Recommended External Oscillator Circuits593.8.2Clock Management613.9Power Saving Modes633.10Watchdog Timer643.11Universal Asynchronous Receiver/Transmitter673.11.1Baud-Rate Generator683.11.2Baud Rate Generator683.13LIN Protocol723.13LIN Protocol723.14High-Speed Synchronous Serial Interface743.15Timer 0 and Timer 1763.16Timer 277	3.7 3.7.1	Reset Control	. 54 56
3.8Clock Generation Unit573.8.1Recommended External Oscillator Circuits593.8.2Clock Management613.9Power Saving Modes633.10Watchdog Timer643.11Universal Asynchronous Receiver/Transmitter673.11.1Baud-Rate Generator683.11.2Baud Rate Generation using Timer 1713.12Normal Divider Mode (8-bit Auto-reload Timer)713.13LIN Protocol723.14High-Speed Synchronous Serial Interface743.15Timer 0 and Timer 1763.16Timer 277	3.7.2	Booting Scheme	. 56
3.8.1Recommended External Oscillator Circuits593.8.2Clock Management613.9Power Saving Modes633.10Watchdog Timer643.11Universal Asynchronous Receiver/Transmitter673.11.1Baud-Rate Generator683.11.2Baud Rate Generation using Timer 1713.12Normal Divider Mode (8-bit Auto-reload Timer)713.13LIN Protocol723.14High-Speed Synchronous Serial Interface743.15Timer 0 and Timer 1763.16Timer 277	3.8	Clock Generation Unit	. 57
3.8.2 Clock Management 61 3.9 Power Saving Modes 63 3.10 Watchdog Timer 64 3.11 Universal Asynchronous Receiver/Transmitter 67 3.11.1 Baud-Rate Generator 68 3.11.2 Baud Rate Generation using Timer 1 71 3.12 Normal Divider Mode (8-bit Auto-reload Timer) 71 3.13 LIN Protocol 72 3.14 High-Speed Synchronous Serial Interface 74 3.15 Timer 0 and Timer 1 76 3.16 Timer 2 77	3.8.1	Recommended External Oscillator Circuits	. 59
3.10 Watchdog Timer 64 3.11 Universal Asynchronous Receiver/Transmitter 67 3.11.1 Baud-Rate Generator 68 3.11.2 Baud Rate Generator 68 3.12 Normal Divider Mode (8-bit Auto-reload Timer) 71 3.13 LIN Protocol 72 3.14 High-Speed Synchronous Serial Interface 74 3.15 Timer 0 and Timer 1 76 3.16 Timer 2 77	3.8.2	Clock Management	. 61
3.11Universal Asynchronous Receiver/Transmitter673.11.1Baud-Rate Generator683.11.2Baud Rate Generation using Timer 1713.12Normal Divider Mode (8-bit Auto-reload Timer)713.13LIN Protocol723.14High-Speed Synchronous Serial Interface743.15Timer 0 and Timer 1763.16Timer 277	3.9	Watchdog Timer	. 03 64
3.11.1Baud-Rate Generator683.11.2Baud Rate Generation using Timer 1713.12Normal Divider Mode (8-bit Auto-reload Timer)713.13LIN Protocol723.13.1LIN Header Transmission723.14High-Speed Synchronous Serial Interface743.15Timer 0 and Timer 1763.16Timer 277	3.10	Universal Asynchronous Receiver/Transmitter	. 0 4 67
3.11.2Baud Rate Generation using Timer 1713.12Normal Divider Mode (8-bit Auto-reload Timer)713.13LIN Protocol723.13.1LIN Header Transmission723.14High-Speed Synchronous Serial Interface743.15Timer 0 and Timer 1763.16Timer 277	3 11 1	Baud-Rate Generator	. 07 68
3.12Normal Divider Mode (8-bit Auto-reload Timer)713.13LIN Protocol723.13.1LIN Header Transmission723.14High-Speed Synchronous Serial Interface743.15Timer 0 and Timer 1763.16Timer 277	3 11 2	Baud Rate Generation using Timer 1	. 00
3.13 LIN Protocol 72 3.13.1 LIN Header Transmission 72 3.14 High-Speed Synchronous Serial Interface 74 3.15 Timer 0 and Timer 1 76 3.16 Timer 2 77	3.12	Normal Divider Mode (8-bit Auto-reload Timer)	. 71
3.13.1LIN Header Transmission723.14High-Speed Synchronous Serial Interface743.15Timer 0 and Timer 1763.16Timer 277	3.13	LIN Protocol	. 72
3.14 High-Speed Synchronous Serial Interface 74 3.15 Timer 0 and Timer 1 76 3.16 Timer 2 77	3.13.1	LIN Header Transmission	. 72
3.15 Timer 0 and Timer 1 76 3.16 Timer 2 77	3.14	High-Speed Synchronous Serial Interface	. 74
3.16 Timer 2	3.15	Timer 0 and Timer 1	. 76
	3.16	Timer 2	. 77



General Device Information

2.3 Pin Configuration



Figure 4 SAL-XC866 Pin Configuration, PG-TSSOP-38 Package (top view)



3.2 Memory Organization

The SAL-XC866 CPU operates in the following five address spaces:

- 8 Kbytes of Boot ROM program memory
- 256 bytes of internal RAM data memory
- 512 bytes of XRAM memory
- a 128-byte Special Function Register area
- 4/8/16 Kbytes of Flash program memory



3.2.2.2 Address Extension by Paging

Address extension is further performed at the module level by paging. With the address extension by mapping, the SAL-XC866 has a 256-SFR address range. However, this is still less than the total number of SFRs needed by the on-chip peripherals. To meet this requirement, some peripherals have a built-in local address extension mechanism for increasing the number of addressable SFRs. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit field PAGE in the module page register MOD_PAGE. Hence, the bit field PAGE must be programmed before accessing the SFR of the target module. Each module may contain a different number of pages and a different number of SFRs per page, depending on the specific requirement. Besides setting the correct RMAP bit value to select the SFR area, the user must also ensure that a valid PAGE is selected to target the desired SFR. A page inside the extended address range can be selected as shown in Figure 8.



Figure 8 Address Extension by Paging



The page register has the following definition:

MOD_PAGE

Page Register for module MOD

Reset Value: 00_H

7	6	5	4	3	2	1	0
C	P	ST	NR	0		PAGE	
١	N	V	V	r	•	rw	

Field	Bits	Туре	Description
PAGE	[2:0]	rw	Page Bits When written, the value indicates the new page. When read, the value indicates the currently active page.
STNR	[5:4]	w	Storage NumberThis number indicates which storage bit field is thetarget of the operation defined by bit field OP.If $OP = 10_B$,the contents of PAGE are saved in MOD_STx beforebeing overwritten with the new value.If $OP = 11_B$,the contents of PAGE are overwritten by thecontents of MOD_STx. The value written to the bitpositions of PAGE is ignored.00 MOD_ST0 is selected.01 MOD_ST1 is selected.10 MOD_ST2 is selected.11 MOD_ST3 is selected.



Table 6 System Control Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
B3 _H	ID Reset: 01 _H	Bit Field		1	PRODID)	1		VERID	1
	Identity Register	Туре			r			r		
B4 _H	PMCON0 Reset: 00 _H Power Mode Control Register 0		0	WDT RST	WKRS	WK SEL	SD	PD	v	/S
		Туре	r	rwh	rwh	rw	rw	rwh	r	w
B5 _H	PMCON1 Reset: 00 _H Power Mode Control Register 1	Bit Field		(0		T2_DIS	CCU _DIS	SSC _DIS	ADC _DIS
		Туре			r		rw	rw	rw	rw
B6 _H	OSC_CON Reset: 08 _H OSC Control Register	Bit Field		0		OSC PD	XPD	OSC SS	ORD RES	OSCR
		Туре		r		rw	rw	rw	rwh	rh
В7 _Н	PLL_CON Reset: 20 _H PLL Control Register	Bit Field		NDIV		VCO BYP	OSC DISC	RESLD	LOCK	
		Туре		r	w		rw	rw	rwh	rh
BA _H	CMCON Reset: 00 _H Clock Control Register	Bit Field	VCO SEL	VCO 0 SEL			CLKREL			
		Туре	rw		r			r	w	
BB _H	PASSWD Reset: 07 _H Password Register	Bit Field		PASS			PROTE CT_S	МС	DE	
		Туре		w					rh rw	
BCH	FEAL Reset: 00 _H	Bit Field			E	CCERR	ADDR[7:	0]		
	Flash Error Address Register Low	Туре	rh							
BD _H	FEAH Reset: 00 _H	Bit Field			E	CCERRA	ADDR[15	:8]		
	Flash Error Address Register High	Туре				n	rh			
BE _H	COCON Reset: 00 _H Clock Output Control Register	Bit Field		D	TLEN	COUT S		CO	REL	
		Туре		r rw rw		rw		r	w	
E9 _H	MISC_CON Reset: 00 _H Miscellaneous Control Register	Bit Field	0					DFLAS HEN		
		Туре				r				rwh
RMAP =	0, Page 3									
B3 _H	XADDRH Reset: F0 _H	Bit Field				ADI	DRH			
	On-Chip XRAM Address Higher Order	Туре				r	w			

The WDT SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 7 WDT Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	1									
BB _H	WDTCON Reset: 00 _H Watchdog Timer Control Register	Bit Field		0	WINB EN	WDT PR	0	WDT EN	WDT RS	WDT IN
		Туре		r	rw	rh	r	rw	rwh	rw
BC _H	C _H WDTREL Reset: 00 _H			WDTREL						
Watchdog Timer Reload Register	Туре		rw							
BD _H	BD _H WDTWINB Reset: 00 _H Watchdog Window-Boundary Count		WDTWINB							
	Register	Туре		rw						
BE _H	WDTL Reset: 00 _H	Bit Field	WDT[7:0]							
	Watchdog Timer Register Low	Туре		rh						
BF _H	BF _H WDTH Reset: 00 _H Watchdog Timer Register High		WDT[15:8]							
			rh							



Table 9 ADC Register Overview (cont'd)

Addr	Register Name		Bit	7	6	5	4	3	2	1	0	
CA _H	ADC_RESR0L	Reset: 00 _H	Bit Field	RESU	LT[1:0]	0	VF	DRC		CHNR		
	Result Register 0 Low		Туре	r	h	r	rh	rh		rh		
CBH	ADC_RESR0H	Reset: 00 _H	Bit Field				RESU	LT[9:2]				
	Result Register 0 High		Туре				r	h				
CCH	ADC_RESR1L	Reset: 00 _H	Bit Field	RESU	LT[1:0]	0	VF	DRC		CHNR		
	Result Register 1 Low		Туре	r	h	r	rh	rh		rh		
CD _H	ADC_RESR1H	Reset: 00 _H	Bit Field				RESU	LT[9:2]	1			
	Result Register 1 High		Туре				r	'n				
CEH	ADC_RESR2L	Reset: 00 _H	Bit Field	RESU	LT[1:0]	0	VF	DRC		CHNR		
	Result Register 2 Low		Туре	r	h	r	rh	rh		rh		
CF _H	ADC_RESR2H Reset: 00 _H		Bit Field				RESU	LT[9:2]				
	Result Register 2 High		Туре	rh								
D2 _H	ADC_RESR3L	Reset: 00 _H	Bit Field	RESU	LT[1:0]	0	VF	DRC		CHNR		
	Result Register 3 Low		Туре	r	h	r	rh	rh		rh		
D3 _H	ADC_RESR3H	Reset: 00 _H	Bit Field				RESU	LT[9:2]				
	Result Register 3 High		Туре				r	h				
RMAP =	0, Page 3											
CA _H	CAH ADC_RESRAOL RO		Bit Field	R	ESULT[2	:0]	VF	DRC		CHNR		
Result Register 0, View A	Low	Туре		rh		rh	rh		rh			
CB _H ADC_RESRA0H		Reset: 00 _H	Bit Field	RESULT[10:3]								
	Result Register 0, View A High		Туре				r	h				
CCH	CC _H ADC_RESRA1L Reset: Result Register 1, View A Low	Reset: 00 _H	Bit Field	R	ESULT[2	:0]	VF	DRC		CHNR		
		Low	Туре		rh		rh	rh		rh		
CD _H	ADC_RESRA1H Reset: 00 _H Result Register 1, View A High		Bit Field				RESUL	T[10:3]				
			Туре				r	h				
CEH	ADC_RESRA2L	Reset: 00 _H	Bit Field	RE	RESULT[2:0] VF			DRC		CHNR		
	Result Register 2, View A	Low	Туре		rh		rh	rh rh				
CF _H	ADC_RESRA2H	Reset: 00 _H	Bit Field	RESULT[10:3]								
	Result Register 2, View A	A High	Туре				rh					
D2 _H	ADC_RESRA3L	Reset: 00 _H	Bit Field	RE	SULT[2	:0]	VF	DRC		CHNR		
	Result Register 3, View A	Low	Туре		rh		rh	rh		rh		
D3 _H	ADC_RESRA3H	Reset: 00 _H	Bit Field				RESUL	T[10:3]				
	Result Register 3, View A	\ High	Туре				r	h				
RMAP =	0, Page 4											
CA _H	ADC_RCR0 Result Control Register 0	Reset: 00 _H	Bit Field	VFCTR	WFR	0	IEN		0		DRCT R	
			Туре	rw	rw	r	rw		r		rw	
СВ _Н	ADC_RCR1 Result Control Register 1	Reset: 00 _H	Bit Field	VFCTR	WFR	0	IEN		0		DRCT R	
			Туре	rw	rw	r	rw		r		rw	
CCH	ADC_RCR2 Result Control Register 2	Reset: 00 _H	Bit Field	VFCTR	WFR	0	IEN		0		DRCT R	
			Туре	rw	rw	r	rw		r		rw	
CD _H	ADC_RCR3 Result Control Register 3	Reset: 00 _H	Bit Field	VFCTR	WFR	0	IEN		0		DRCT R	
L			Туре	rw	rw	r	rw		r		rw	
CEH	ADC_VFCR	Reset: 00 _H	Bit Field)		VFC3	VFC2	VFC1	VFC0	
L	valid Flag Clear Register		Туре			r		w	w	w	w	
RMAP =	0, Page 5											



Table 11 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
FD _H	CCU6_CC61RH Reset: 00 _H Capture/Compare Register for Channel	Bit Field		<u> </u>	1	CC6	51VH	1	1	I	
	CC61 High	Туре		rh							
FE _H	CCU6_CC62RL Reset: 00 _H Capture/Compare Register for Channel	Bit Field	CC62VL								
	CC62 Low	Туре				r	h				
FF _H	CCU6_CC62RH Reset: 00 _H Capture/Compare Register for Channel	Bit Field				CCE	32VH				
	CC82 High	Туре				r	'n				
RMAP =	: 0, Page 2										
9A _H	CCU6_T12MSELL Reset: 00 _H T12 Capture/Compare Mode Select Register Low	Bit Field		MSE	=L61			MS	=L60		
		Туре		r	W			r	w		
98 _H	CCU6_T12MSELH Reset: 00 _H T12 Capture/Compare Mode Select	Bit Field	DBYP		HSYNC			MSE	EL62		
	Register High	Туре	rw		rw			r	w		
9C _H	CCU6_IENL Reset: 00 _H Capture/Compare Interrupt Enable	Bit Field	ENT12 PM	ENT12 OM	ENCC 62F	ENCC 62R	ENCC 61F	ENCC 61R	ENCC 60F	ENCC 60R	
	Register Low	Туре	rw	rw	rw	rw	rw	rw	rw	rw	
9D _H	PDH CCU6_IENH Reset: 00 _H Capture/Compare Interrupt Enable Register High	Bit Field	ENSTR	EN IDLE	EN WHE	EN CHE	0	EN TRPF	ENT13 PM	ENT13 CM	
		Туре	rw	rw	rw	rw	r	rw	rw	rw	
9E _H	CCU6_INPL Reset: 40 _H Capture/Compare Interrupt Node	Bit Field	INP	CHE	INPO	CC62	INPO	CC61	INPO	CC60	
	Pointer Register Low	Туре	r	w	r	w	r	w	r	w	
9F _H	CCU6_INPH Reset: 39 _H Capture/Compare Interrupt Node	Bit Field	1	0 INPT13		T13	INP	INP112 INPERR		ERR	
	Pointer Register High	Туре		r	r	w	r	w	r	w	
A4 _H	CCU6_ISSL Reset: 00 _H Capture/Compare Interrupt Status Set	Bit Field	ST12P M	ST12O M	SCC62 F	SCC62 R	SCC61 F	SCC61 R	SCC60 F	SCC60 R	
	Register Low	Туре	w	w	w	w	w	w	w	w	
A5 _H	CCU6_ISSH Reset: 00 _H Capture/Compare Interrupt Status Set	Bit Field	SSTR	SIDLE	SWHE	SCHE	SWHC	STRPF	ST13 PM	ST13 CM	
		Туре	w	w	w	w	w	w	w	w	
A6 _H	CCU6_PSLR Reset: 00 _H	Bit Field	PSL63	0			P	SL			
		Type	rwh	r	014	0.41	rv	wh	014/051		
A7 _H	Multi-Channel Mode Control Register	Bit Field)	SW	SYN	0		SWSEL		
F 4		Type	_	r T40		w	r T40TEC		rw T40	T40	
FAH	Timer Control Register 2 Low	Bit Field	0	113	TED		T13TEC T13 T SSC S		SSC		
50		Type Dit Field	r	r r	w		rw T40		T4 OF	rw DOCL	
FВH	Timer Control Register 2 High	BIT FIEID	0		113	KSEL	1121	KSEL			
50		Type Dit Field	r MC 0		TION	W	r	w			
FCH	Modulation Control Register Low	BITFIEID	MEN	0			11210	ODEN			
		i ype	rw	r			TACH	W			
гD _Н	Modulation Control Register High	Bit Field	0	0			113M	ODEN			
L		Туре	rw	r			r	w			
FEH	Tran Control Register Low	Bit Field			0			TRPM2	IRPM1	IRPM0	
	Trap Control Register Low	l ype	1		r			rw	rw	rw	



3.3 Flash Memory

The Flash memory provides an embedded user-programmable non-volatile memory, allowing fast and reliable storage of user code and data. It is operated from a single 2.5 V supply from the Embedded Voltage Regulator (EVR) and does not require additional programming or erasing voltage. The sectorization of the Flash memory allows each sector to be erased independently.

Features

- In-System Programming (ISP) via UART
- In-Application Programming (IAP)
- Error Correction Code (ECC) for dynamic correction of single-bit errors
- Background program and erase operations for CPU load minimization
- Support for aborting erase operation
- Minimum program width¹⁾ of 32-byte for D-Flash and 32-byte for P-Flash
- 1-sector minimum erase width
- 1-byte read access
- Flash is delivered in erased state (read all zeros)
- Operating supply voltage: 2.5 V ± 7.5 %
- Read access time: 3 × t_{CCLK} = 120 ns²⁾
- Program time: 209440 / $f_{SYS} = 2.8 \text{ ms}^{3}$
- Erase time: 8175360 / f_{SYS} = 109 ms³)

P-Flash: 32-byte wordline can only be programmed once, i.e., one gate disturb allowed. D-Flash: 32-byte wordline can be programmed twice, i.e., two gate disturbs allowed.

²⁾ $f_{svs} = 75 \text{ MHz} \pm 7.5\% (f_{CCLK} = 25 \text{ MHz} \pm 7.5\%)$ is the maximum frequency range for Flash read access.

³⁾ $f_{sys} = 75 \text{ MHz} \pm 7.5\%$ is the only frequency range for Flash programming and erasing. f_{sysmin} is used for obtaining the worst case timing.



 Table 14 shows the Flash data retention and endurance targets.

Retention	Endurance ¹⁾		Size	Remarks			
		<i>T</i> _A =- 40 to 125 °C	<i>T</i> _A = 125 to 150 ℃				

Table 14 Flash Data Retention and Endurance

Program Flash

-			
20 years	1,000 cycles	up to 16 Kbytes ²⁾	for 16-Kbyte Variant
20 years	1,000 cycles	up to 8 Kbytes ²⁾	for 8-Kbyte Variant

Data Flash

20 years	1,000 cycles ³⁾	4 Kbytes	1 Kbytes	
5 years	10,000 cycles ³⁾	1 Kbyte	256 bytes	
2 years	70,000 cycles ³⁾	512 bytes	128 bytes	
2 years	100,000 cycles ³⁾	128 bytes	32 bytes	

¹⁾ One cycle refers to the programming of all wordlines in a sector and erasing of sector. The Flash endurance data specified in Table 14 is valid only if the following conditions are fulfilled:

- the maximum number of erase cycles per Flash sector must not exceed 100,000 cycles.

- the maximum number of erase cycles per Flash bank must not exceed 300,000 cycles.

- the maximum number of program cycles per Flash bank must not exceed 2,500,000 cycles.

²⁾ If no Flash is used for data, the Program Flash size can be up to the maximum Flash size available in the device variant. Having more Data Flash will mean less Flash is available for Program Flash.

³⁾ For T_A=125 to 150°C, refers to programming of second 8 bytes (bytes 8 to 15) per WL



SAL-XC866

Functional Description



Figure 16 Interrupt Request Sources (Part 4)







Figure 18 General Structure of Input Port



3.8 Clock Generation Unit

The Clock Generation Unit (CGU) allows great flexibility in the clock generation for the SAL-XC866. The power consumption is indirectly proportional to the frequency, whereas the performance of the microcontroller is directly proportional to the frequency. During user program execution, the frequency can be programmed for an optimal ratio between performance and power consumption. Therefore the power consumption can be adapted to the actual application state.

Features:

- Phase-Locked Loop (PLL) for multiplying clock source by different factors
- PLL Base Mode
- Prescaler Mode
- PLL Mode
- Power-down mode support

The CGU consists of an oscillator circuit and a PLL.In the SAL-XC866, the oscillator can be from either of these two sources: the on-chip oscillator (10 MHz) or the external oscillator (4 MHz to 12 MHz). The term "oscillator" is used to refer to both on-chip oscillator and external oscillator, unless otherwise stated. After the reset, the on-chip oscillator will be used by default. The external oscillator can be selected via software. In addition, the PLL provides a fail-safe logic to perform oscillator run and loss-of-lock detection. This allows emergency routines to be executed for system recovery or to perform system shut down.



Figure 22 CGU Block Diagram



3.10 Watchdog Timer

The Watchdog Timer (WDT) provides a highly reliable and secure way to detect and recover from software or hardware failures. The WDT is reset at a regular interval that is predefined by the user. The CPU must service the WDT within this interval to prevent the WDT from causing an SAL-XC866 system reset. Hence, routine service of the WDT confirms that the system is functioning properly. This ensures that an accidental malfunction of the SAL-XC866 will be aborted in a user-specified time period. In debug mode, the WDT is suspended and stops counting. Therefore, there is no need to refresh the WDT during debugging.

Features:

- 16-bit Watchdog Timer
- Programmable reload value for upper 8 bits of timer
- · Programmable window boundary
- Selectable input frequency of f_{PCLK}/2 or f_{PCLK}/128
- Time-out detection with NMI generation and reset prewarning activation (after which a system reset will be performed)

The WDT is a 16-bit timer incremented by a count rate of $f_{PCLK}/2$ or $f_{PCLK}/128$. This 16-bit timer is realized as two concatenated 8-bit timers. The upper 8 bits of the WDT can be preset to a user-programmable value via a watchdog service access in order to modify the watchdog expire time period. The lower 8 bits are reset on each service access. Figure 26 shows the block diagram of the WDT unit.







If the WDT is not serviced before the timer overflow, a system malfunction is assumed. As a result, the WDT NMI is triggered (assert WDTTO) and the reset prewarning is entered. The prewarning period lasts for $30_{\rm H}$ count, after which the system is reset (assert WDTRST).

The WDT has a "programmable window boundary" which disallows any refresh during the WDT's count-up. A refresh during this window boundary constitutes an invalid access to the WDT, causing the reset prewarning to be entered but without triggering the WDT NMI. The system will still be reset after the prewarning period is over. The window boundary is from $0000_{\rm H}$ to the value obtained from the concatenation of WDTWINB and $00_{\rm H}$.

After being serviced, the WDT continues counting up from the value (<WDTREL> $* 2^8$). The time period for an overflow of the WDT is programmable in two ways:

- the input frequency to the WDT can be selected to be either f_{PCLK}/2 or f_{PCLK}/128
- the reload value WDTREL for the high byte of WDT can be programmed in register WDTREL

The period, P_{WDT} , between servicing the WDT and the next overflow can be determined by the following formula:

$$P_{WDT} = \frac{2^{(1+WDTIN \times 6)} \times (2^{16} - WDTREL \times 2^8)}{f_{PCLK}}$$

If the Window-Boundary Refresh feature of the WDT is enabled, the period P_{WDT} between servicing the WDT and the next overflow is shortened if WDTWINB is greater than WDTREL, see Figure 27. This period can be calculated using the same formula by replacing WDTREL with WDTWINB. For this feature to be useful, WDTWINB should not be smaller than WDTREL.



Figure 27 WDT Timing Diagram



8-bit reload value (BR_VALUE) for the baud rate timer defined by register BG
 The following formulas calculate the final baud rate without and with the fractional divider respectively:

baud rate =
$$\frac{f_{PCLK}}{16 \times 2^{BRPRE} \times (BR_VALUE + 1)}$$
 where $2^{BRPRE} \times (BR_VALUE + 1) > 1$

baud rate =
$$\frac{f_{PCLK}}{16 \times 2^{BRPRE} \times (BR VALUE + 1)} \times \frac{STEP}{256}$$

The maximum baud rate that can be generated is limited to $f_{PCLK}/32$. Hence, for a module clock of 25 MHz, the maximum achievable baud rate is 0.78 MBaud.

Standard LIN protocol can support a maximum baud rate of 20kHz, the baud rate accuracy is not critical and the fractional divider can be disabled. Only the prescaler is used for auto baud rate calculation. For LIN fast mode, which supports the baud rate of 20kHz to 115.2kHz, the higher baud rates require the use of the fractional divider for greater accuracy.

Table 25 lists the various commonly used baud rates with their corresponding parameter settings and deviation errors. The fractional divider is disabled and a module clock of 25 MHz is used.

Baud rate	Prescaling Factor (2 ^{BRPRE})	Reload Value (BR_VALUE + 1)	Deviation Error
19.2 kBaud	1 (BRPRE=000 _B)	81 (51 _H)	-0.47 %
9600 Baud	1 (BRPRE=000 _B)	162 (A2 _H)	-0.47 %
4800 Baud	2 (BRPRE=001 _B)	162 (A2 _H)	-0.47 %
2400 Baud	4 (BRPRE=010 _B)	162 (A2 _H)	-0.47 %

Table 25	Typical Baud rates for UART with Fractional Divider disabled

The fractional divider allows baud rates of higher accuracy (lower deviation error) to be generated. **Table 26** lists the resulting deviation errors from generating a baud rate of 115.2 kHz, using different module clock frequencies. The fractional divider is enabled (fractional divider mode) and the corresponding parameter settings are shown.



3.17 Capture/Compare Unit 6

The Capture/Compare Unit 6 (CCU6) provides two independent timers (T12, T13), which can be used for Pulse Width Modulation (PWM) generation, especially for AC-motor control. The CCU6 also supports special control modes for block commutation and multi-phase machines.

The timer T12 can function in capture and/or compare mode for its three channels. The timer T13 can work in compare mode only.

The multi-channel control unit generates output patterns, which can be modulated by T12 and/or T13. The modulation sources can be selected and combined for the signal modulation.

Timer T12 Features:

- Three capture/compare channels, each channel can be used either as a capture or as a compare channel
- Supports generation of a three-phase PWM (six outputs, individual signals for highside and lowside switches)
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- Dead-time control for each channel to avoid short-circuits in the power stage
- Concurrent update of the required T12/13 registers
- · Generation of center-aligned and edge-aligned PWM
- · Supports single-shot mode
- · Supports many interrupt request sources
- · Hysteresis-like control mode

Timer T13 Features:

- · One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- Can be synchronized to T12
- Interrupt generation at period-match and compare-match
- Supports single-shot mode

Additional Features:

- Implements block commutation for Brushless DC-drives
- Position detection via Hall-sensor pattern
- Automatic rotational speed measurement for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- Control modes for multi-channel AC-drives
- · Output levels can be selected and adapted to the power stage



For module clock $f_{ADC} = 25$ MHz, the analog clock f_{ADCI} frequency can be selected as shown in **Table 29**.

Module Clock f _{ADC}	СТС	Prescaling Ratio	Analog Clock f _{ADCI}
25 MHz	00 _B	÷ 2	12.5 MHz (N.A)
	01 _B	÷ 3	8.3 MHz
	10 _B	÷ 4	6.3 MHz
	11 _B (default)	÷ 32	781.3 kHz

Table 29fFrequency Selection

As f_{ADCI} cannot exceed 10 MHz, bit field CTC should not be set to 00_B when f_{ADC} is 25 MHz. During slow-down mode where f_{ADC} may be reduced to 12.5 MHz, 6.25 MHz etc., CTC can be set to 00_B as long as the divided analog clock f_{ADCI} does not exceed 10 MHz. However, it is important to note that the conversion error could increase due to loss of charges on the capacitors, if f_{ADC} becomes too low during slow-down mode.

3.18.2 ADC Conversion Sequence

The analog-to-digital conversion procedure consists of the following phases:

- Synchronization phase (t_{SYN})
- Sample phase (t_S)
- Conversion phase
- Write result phase (t_{WR})



Figure 33 ADC Conversion Timing



3.19 On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- use the built-in debug functionality of the XC800 Core
- add a minimum of hardware overhead
- · provide support for most of the operations by a Monitor Program
- use standard interfaces to communicate with the Host (a Debugger)

Features:

- Set breakpoints on instruction address and within a specified address range
- Set breakpoints on internal RAM address
- Support unlimited software breakpoints in Flash/RAM code region
- Process external breaks
- Step through the program code

The OCDS functional blocks are shown in **Figure 34**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals. After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack). The OCDS system is accessed through the JTAG¹, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application. The dedicated MBC pin is used for external configuration and debugging control.

Note: All the debug functionality described here can normally be used only after SAL-XC866 has been started in OCDS mode.

¹⁾ The pins of the JTAG port can be assigned to either Port 0 (primary) or Ports 1 and 2 (secondary). User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.



Electrical Parameters

4.2 DC Parameters

4.2.1 Input/Output Characteristics

Table 33 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Test Conditions				
			min.	max.						
V _{DDP} = 5V Range										
Output low voltage	V _{OL}	CC	-	1.0	V	I _{OL} = 15 mA				
			-	0.4	V	I _{OL} = 5 mA				
Output high voltage	V _{OH}	CC	V _{DDP} - 1.0	-	V	I _{OH} = -15 mA				
			V _{DDP} - 0.4	-	V	I _{OH} = -5 mA				
Input low voltage on port pins (all except P0.0 & P0.1)	V _{ILP}	SR	-	$0.3 \times V_{ m DDP}$	V	CMOS Mode				
Input low voltage on P0.0 & P0.1	V _{ILP0}	SR	-0.2	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode				
Input low voltage on RESET pin	V_{ILR}	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode				
Input low voltage on TMS pin	V_{ILT}	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode				
Input high voltage on port pins (all except P0.0 & P0.1)	V _{IHP}	SR	$0.7 \times V_{ m DDP}$	-	V	CMOS Mode				
Input high voltage on P0.0 & P0.1	V _{IHP0}	SR	$0.7 \times V_{ m DDP}$	V _{DDP}	V	CMOS Mode				
Input high voltage on RESET pin	V_{IHR}	SR	$0.7 \times V_{ m DDP}$	-	V	CMOS Mode				
Input high voltage on TMS pin	V _{IHT}	SR	$0.75 \times V_{ m DDP}$	-	V	CMOS Mode				
Input Hysteresis ¹⁾ on Port Pins	HYS	CC	$0.08 imes V_{ m DDP}$	-	V	CMOS Mode				
Input Hysteresis ¹⁾ on XTAL1	HYSX	CC	$\begin{array}{c} 0.07 \times \\ V_{ m DDC} \end{array}$	-	V					