



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	AVR
Core Size	8-Bit
Speed	4MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/atmel/atmega323l-4pc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Clock Options The device has the following clock source options, selectable by Flash Fuse bits as shown:

 Table 1. Device Clocking Options Select⁽¹⁾

Device Clocking Option	CKSEL30
External Crystal/Ceramic Resonator	1111 - 1010
External Low-frequency Crystal	1001 - 1000
External RC Oscillator	0111 - 0101
Internal RC Oscillator	0100 - 0010
External Clock	0001 - 0000

Note: 1. "1" means unprogrammed, "0" means programmed.

The various choices for each clocking option give different start-up times as shown in Table 6 on page 27.

Internal RC Oscillator The internal RC Oscillator option is an On-chip Oscillator running at a fixed frequency of nominally 1 MHz. If selected, the device can operate with no external components. See "Calibrated Internal RC Oscillator" on page 41 for information on calibrating this Oscillator.

Crystal Oscillator XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 2. Either a quartz crystal or a ceramic resonator may be used.

Figure 2. Oscillator Connections



• Bit 6 – TOIE2: Timer/Counter2 Overflow Interrupt Enable

When the TOIE2 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter2 Overflow interrupt is enabled. The corresponding interrupt is executed if an overflow in Timer/Counter2 occurs, i.e., when the TOV2 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

Bit 5 – TICIE1: Timer/Counter1 Input Capture Interrupt Enable

When the TICIE1 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Input Capture Event Interrupt is enabled. The corresponding interrupt is executed if a capture triggering event occurs on PD6 (ICP), i.e., when the ICF1 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

• Bit 4 – OCIE1A: Timer/Counter1 Output Compare A Match Interrupt Enable

When the OCIE1A bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Compare A Match interrupt is enabled. The corresponding interrupt is executed if a Compare A Match in Timer/Counter1 occurs, i.e., when the OCF1A bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

• Bit 3 – OCIE1B: Timer/Counter1 Output Compare B Match Interrupt Enable

When the OCIE1B bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Compare B Match interrupt is enabled. The corresponding interrupt is executed if a Compare B Match in Timer/Counter1 occurs, i.e., when the OCF1B bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

• Bit 2 – TOIE1: Timer/Counter1 Overflow Interrupt Enable

When the TOIE1 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Overflow interrupt is enabled. The corresponding interrupt is executed if an overflow in Timer/Counter1 occurs, i.e., when the TOV1 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

Bit 1 – OCIE0: Timer/Counter0 Output Compare Match Interrupt Enable

When the OCIE0 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter0 Compare Match interrupt is enabled. The corresponding interrupt is executed if a Compare0 Match in Timer/Counter0 occurs, i.e., when the OCF0 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

• Bit 0 – TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt is executed if an overflow in Timer/Counter0 occurs, i.e. when the TOV0 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.



Power-down Mode	When the SM20 bits are 010, the SLEEP instruction makes the MCU enter Power- down mode. In this mode, the external Oscillator is stopped, while the external inter- rupts, the Two-wire Serial Interface address watch, and the Watchdog continue operating (if enabled). Only an External Reset, a Watchdog Reset, an Two-wire Serial Interface address match interrupt, an external level interrupt on INT0 or INT1, or an external edge interrupt on INT2 can wake up the MCU.
	Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held for some time to wake up the MCU. This makes the MCU less sensitive to noise. The changed level is sampled twice by the Watchdog Oscillator clock, and if the input has the required level during this time, the MCU will wake up. The period of the Watchdog Oscillator is 1 μ s (nominal) at 5.0V and 25°C. The frequency of the Watchdog Oscillator is voltage dependent as shown in the Electrical Characteristics section.
	When waking up from Power-down mode, there is a delay from the wake-up condition occurs until the wake-up becomes effective. This allows the clock to restart and become stable after having been stopped. The wake-up period is defined by the same CKSEL Fuses that define the Reset Time-out Period, as seen in Table 6 on page 27.
Power-save Mode	When the SM20 bits are 011, the SLEEP instruction forces the MCU into the Power- save mode. This mode is identical to Power-down, with one exception:
	If Timer/Counter2 is clocked asynchronously, i.e., the AS2 bit in ASSR is set, Timer/Counter2 will run during sleep. The device can wake up from either Timer Overflow or Output Compare event from Timer/Counter2 if the corresponding Timer/Counter2 interrupt enable bits are set in TIMSK, and the Global Interrupt Enable bit in SREG is set.
	If the asynchronous timer is NOT clocked asynchronously, Power-down mode is recom- mended instead of Power-save mode because the contents of the registers in the asynchronous timer should be considered undefined after wake-up in Power-save mode if AS2 is 0.
Standby Mode	When the SM20 bits are 110 and an external crystal/resonator clock option is selected, the SLEEP instruction forces the MCU into the Standby mode. This mode is identical to Power-down with the exception that the Oscillator is kept running. From Standby mode, the device wakes up in only six clock cycles.
Extended Standby Mode	When the SM20 bits are 111 and an external crystal/resonator clock option is selected, the SLEEP instruction forces the MCU into the Extended Standby mode. This mode is identical to Power-save mode with the exception that the Oscillator is kept running. From Extended Standby mode, the device wakes up in only six clock cycles.

Timer/Counter0 and 2 can also be used as 8-bit Pulse Width Modulators. In this mode, the Timer/Counter and the Output Compare Register serve as a glitch-free, stand-alone PWM with centered pulses. Refer to page 49 for a detailed description on this function.

Timer/Counter0 Control Register – TCCR0

Timer/Counter2 Control Register – TCCR2

Bit	7	6	5	4	3	2	1	0	_
\$33 (\$53)	FOC0	PWM0	COM01	COM00	CTC0	CS02	CS01	CS00	TCCR0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
\$25 (\$45)	FOC2	PWM2	COM21	COM20	CTC2	CS22	CS21	CS20	TCCR2

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

• Bit 7 – FOC0/FOC2: Force Output Compare

R/W

0

R/W

0

R/W

0

Read/Write

Initial Value

Writing a logical one to this bit, forces a change in the Compare Match output pin PB3 (Timer/Counter0) and PD7 (Timer/Counter2) according to the values already set in COMn1 and COMn0. If the COMn1 and COMn0 bits are written in the same cycle as FOC0/FOC2, the new settings will not take effect until next Compare Match or Forced Output Compare Match occurs. The Force Output Compare bit can be used to change the output pin without waiting for a Compare Match in the timer. The automatic action programmed in COMn1 and COMn0 happens as if a Compare Match had occurred, but no interrupt is generated and the Timer/Counters will not be cleared even if CTC0/CTC2 is set. The corresponding I/O pin must be set as an output pin for the FOC0/FOC2 bit to have effect on the pin. The FOC0/FOC2 bits will always be read as zero. Setting the FOC0/FOC2 bits has no effect in PWM mode.

• Bit 6 – PWM0/PWM2: Pulse Width Modulator Enable

When set (one) this bit enables PWM mode for Timer/Counter0 or Timer/Counter2. This mode is described on page 49.

• Bits 5, 4 - COM01, COM00/COM21, COM20: Compare Output Mode, Bits 1 and 0

The COMn1 and COMn0 control bits determine any output pin action following a compare match in Timer/Counter0 or Timer/Counter2. Output pin actions affect pins PB3(OC0) or PD7(OC2). This is an alternative function to an I/O port, and the corresponding direction control bit must be set (one) to control an output pin. The control configuration is shown in Table 12.

COMn1 ⁽²⁾	COMn0	Description
0	0	Timer/Counter Disconnected from Output Pin OCn
0	1	Toggle the OCn Output Line.
1	0	Clear the OCn Output Line (to Zero).
1	1	Set the OCn Output Line (to One).

 Table 12.
 Compare Mode Select⁽¹⁾

Notes: 1. In PWM mode, these bits have a different function. Refer to Table 15 for a description.

2. n = 0 or 2





Timer/Counter1 Control Register A – TCCR1A

Bit	7	6	5	4	3	2	1	0	
\$2F (\$4F)	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	PWM11	PWM10	TCCR1A
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

• Bits 7, 6 – COM1A1, COM1A0: Compare Output Mode1A, Bits 1 and 0

The COM1A1 and COM1A0 control bits determine any output pin action following a Compare Match in Timer/Counter1. Any output pin actions affect pin OC1A – Output Compare A. This is an alternative function to an I/O port, and the corresponding direction control bit must be set (one) to control an output pin. The control configuration is shown in Table 10.

• Bits 5, 4 – COM1B1, COM1B0: Compare Output Mode1B, Bits 1 and 0

The COM1B1 and COM1B0 control bits determine any output pin action following a Compare Match in Timer/Counter1. Any output pin actions affect pin OC1B – Output Compare B. This is an alternative function to an I/O port, and the corresponding direction control bit must be set (one) to control an output pin. The control configuration is shown in Table 10.

Table 17.	Compare 1	Mode	Select ⁽¹⁾
-----------	-----------	------	-----------------------

COM1X1	COM1X0	Description
0	0	Timer/Counter1 Disconnected from Output Pin OC1X
0	1	Toggle the OC1X Output Line.
1	0	Clear the OC1X Output Line (to Zero).
1	1	Set the OC1X Output Line (to One).

Note: 1. X = A or B.

In PWM mode, these bits have a different function. Refer to Table 22 for a description.

• Bit 3 – FOC1A: Force Output Compare 1A

Writing a logical one to this bit, forces a change in the Compare Match output pin PD5 according to the values already set in COM1A1 and COM1A0. If the COM1A1 and COM1A0 bits are written in the same cycle as FOC1A, the new settings will not take effect until next Compare Match or Forced Compare Match occurs. The Force Output Compare bit can be used to change the output pin without waiting for a Compare Match in the timer. The automatic action programmed in COM1A1 and COM1A0 happens as if a Compare Match had occurred, but no interrupt is generated and it will not clear the timer even if CTC1 in TCCR1B is set. The corresponding I/O pin must be set as an output pin for the FOC1A bit to have effect on the pin. The FOC1A bit will always be read as zero. The setting of the FOC1A bit has no effect in PWM mode.

• Bit 2 – FOC1B: Force Output Compare 1B

Writing a logical one to this bit, forces a change in the Compare Match output pin PD4 according to the values already set in COM1B1 and COM1B0. If the COM1B1 and COM1B0 bits are written in the same cycle as FOC1B, the new settings will not take effect until next Compare Match or Forced Compare Match occurs. The Force Output Compare bit can be used to change the output pin without waiting for a Compare Match in the timer. The automatic action programmed in COM1B1 and COM1B0 happens as if



The TEMP Register is also used when accessing TCNT1 and ICR1. If the main program and also interrupt routines perform access to registers using TEMP, interrupts must be disabled during access from the main program and interrupt routines.

Timer/Counter1 Input Capture Register – ICR1H and ICR1L

Bit	15	14	13	12	11	10	9	8	
\$27 (\$47)	MSB								ICR1H
\$26 (\$46)								LSB	ICR1L
ļ	7	6	5	4	3	2	1	0	
Read/Write	R	R	R	R	R	R	R	R	
	R	R	R	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

The Input Capture Register is a 16-bit read-only register.

When the rising or falling edge (according to the Input Capture Edge setting – ICES1) of the signal at the Input Capture Pin – ICP – is detected, the current value of the Timer/Counter1 Register – TCNT1 – is transferred to the Input Capture Register – ICR1. At the same time, the Input Capture Flag – ICF1 – is set (one).

Since the Input Capture Register – ICR1 – is a 16-bit register, a temporary register TEMP is used when ICR1 is read to ensure that both bytes are read simultaneously. When the CPU reads the Low Byte ICR1L, the data is sent to the CPU and the data of the High Byte ICR1H is placed in the TEMP Register. When the CPU reads the data in the High Byte ICR1H, the CPU receives the data in the TEMP Register. Consequently, the Low Byte ICR1L must be accessed first for a full 16-bit register read operation.

The TEMP Register is also used when accessing TCNT1, OCR1A, and OCR1B. If the main program and also interrupt routines accesses registers using TEMP, interrupts must be disabled during access from the main program and interrupt routines.

Timer/Counter1 In PWM Mode When the PWM mode is selected, Timer/Counter1 and the Output Compare Register1A – OCR1A and the Output Compare Register1B – OCR1B, form a dual 8-, 9-, or 10-bit, Free Running, Glitch-free, and phase correct PWM with outputs on the PD5(OC1A) and PD4(OC1B) pins. In this mode, the Timer/Counter1 acts as an up/down counter, counting up from \$0000 to TOP (see Table 21), where it turns and counts down again to zero before the cycle is repeated. When the counter value matches the contents of the 8, 9, or 10 least significant bits (depending on resolution) of OCR1A or OCR1B, the PD5(OC1A)/PD4(OC1B) pins are set or cleared according to the settings of the COM1A1/COM1A0 or COM1B1/COM1B0 bits in the Timer/Counter1 Control Register TCCR1A. Refer to Table 17 on page 56 for details.

Alternatively, the Timer/Counter1 can be configured to a PWM that operates at twice the speed as in the mode described above. Then the Timer/Counter1 and the Output Compare Register1A – OCR1A and the Output Compare Register1B – OCR1B, form a dual 8-, 9-, or 10-bit, free running and glitch-free PWM with outputs on the PD5(OC1A) and PD4(OC1B) pins..



Table 36. Examples of UBRR Settings for Commonly Used Oscillator Frequencies – UBRR = 0, Error = 0.0% (Continued)

14.4K	8	-3.5%	16	2.1%	15	0.0%	31	0.0%
19.2K	6	-7.0%	12	0.2%	11	0.0%	23	0.0%
28.8K	3	8.5%	8	-3.5%	7	0.0%	15	0.0%
38.4K	2	8.5%	6	-7.0%	5	0.0%	11	0.0%
57.6K	1	8.5%	3	8.5%	3	0.0%	7	0.0%
76.8K	1	-18.6%	2	8.5%	2	0.0%	5	0.0%
115.2K	0	8.5%	1	8.5%	1	0.0%	3	0.0%
230.4K	_	_	_	_	0	0.0%	1	0.0%
250K	_	_	0	0.0%	0	-7.8%	1	-7.8%
1M					_	-	0	-7.8%
Max	125	Kbps	250 I	Kbps	230.4	Kbps	460.8	Kbps
		$f_{osc} = 4.0$	000 MHz			f _{osc} = 7.3	728 MHz	
Baud Rate	U2X	ζ = 0	U2X	ζ = 1	U2>	ζ = 0	U2>	(= 1
(bps)	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error
2400	103	0.2%	207	0.2%	191	0.0%	383	0.0%
4800	51	0.2%	103	0.2%	95	0.0%	191	0.0%
9600	25	0.2%	51	0.2%	47	0.0%	95	0.0%
14.4K	16	2.1%	34	-0.8%	31	0.0%	63	0.0%
19.2K	12	0.2%	25	0.2%	23	0.0%	47	0.0%
28.8K	8	-3.5%	16	2.1%	15	0.0%	31	0.0%
38.4K	6	-7.0%	12	0.2%	11	0.0%	23	0.0%
57.6K	3	8.5%	8	-3.5%	7	0.0%	15	0.0%
76.8K	2	8.5%	6	-7.0%	5	0.0%	11	0.0%
115.2K	1	8.5%	3	8.5%	3	0.0%	7	0.0%
230.4K	0	8.5%	1	8.5%	1	0.0%	3	0.0%
250K	0	0.0%	1	0.0%	1	-7.8%	3	-7.8%
0.5M	_	_	0	0.0%	0	-7.8%	1	-7.8%
1M	_	_	_	_	_	-	0	-7.8%
Max	250	Kbps	0.5 N	/lbps	460.8	Kpbs	921.6	Kbps
Baud		$f_{osc} = 8.0$	000 MHz		-			
Baud Rate	U2X	ζ = 0	U2X	K = 1	-			
(bps)	UBRR	Error	UBRR	Error	-			
2400	207	0.2%	416	-0.1%				
4800	103	0.2%	207	0.2%				
9600	51	0.2%	103	0.2%				
14.4K	34	-0.8%	68	0.6%				



Two-wire Serial Interface (Byte Oriented)

The Two-wire Serial Interface supports bi-directional serial communication. It is designed primarily for simple but efficient integrated circuit (IC) control. The system is comprised of two lines, SCL (Serial Clock) and SDA (Serial Data) that carry information between the ICs connected to them. Various communication configurations can be designed using this bus. Figure 52 shows a typical Two-wire Serial Bus configuration. Any device connected to the bus can be Master or Slave. Note that all AVR devices connected to the bus must be powered to allow any bus operation.





The Two-wire Serial Interface supports Master/Slave and Transmitter/Receiver operation at up to 400 kHz bus clock rate. The Two-wire Serial Interface has hardware support for 7-bit addressing. When the Two-wire Serial Interface is enabled (TWEN in TWCR is set), a glitch filter is enabled for the input signals from the pins PC0 (SCL) and PC1 (SDA), and the output from these pins is slew-rate controlled. The Two-wire Serial Interface is byte oriented. The operation of the Two-wire Serial Bus is shown as a pulse diagram in Figure 53, including the START and STOP conditions and generation of ACK signal by the bus Receiver.





The block diagram of the Two-wire Serial Interface is shown in Figure 54.



```
; Check value of TWI Status Register. If status
           r16, TWSR
     in
          r16, MR_SLA_ACK
                              ; different from MR_SLA_ACK, go to ERROR
     cpi
     brne ERROR
           r16, (1<<TWINT) | (1<<TWEA) | (1<<TWEN)
     ldi
     out
           TWCR, r16
                              ; Clear TWINT bit in TWCR to start reception of
                              ; data. Setting TWEA causes ACK to be returned
                              ; after reception of data byte
wait7:in
           r16.TWCR
                              ; Wait for TWINT Flag set. This indicates that
     sbrs r16, TWINT
                              ; data has been received and ACK returned
     rjmp wait7
           r16, TWSR
                              ; Check value of TWI Status Register. If status
     in
          r16, MR_DATA_ACK ; different from MR_DATA_ACK, go to ERROR
     cpi
     brne ERROR
     in
           r16, TWDR
                              ; Input received data from TWDR.
     nop
                              ;<do something with received data>
          r16, (1<<TWINT) | (1<<TWEA) | (1<<TWEN)
     ldi
                              ; Clear TWINT bit in TWCR to start reception of
     out
           TWCR, r16
                              ; data. Setting TWEA causes ACK to be returned
                              ;after reception of data byte
    ;<Receive more data bytes if needed>
   ;receive next to last data byte.
wait8:in r16,TWCR
                              ; Wait for TWINT Flag set. This indicates that
     sbrs r16, TWINT
                              ; data has been received and ACK returned
     rjmp wait8
                              ; Check value of TWI Status Register. If status
     in
           r16, TWSR
          r16, MR_DATA_ACK ; different from MR_DATA_ACK, go to ERROR
     cpi
     brne ERROR
                              ; Input received data from TWDR.
     in
           r16, TWDR
                              ;<do something with received data>
     nop
     ldi
          r16, (1<<TWINT) | (1<<TWEN)
     out
           TWCR, r16
                              ; Clear TWINT bit in TWCR to start reception of
                              ; data. Not setting TWEA causes NACK to be
                              ; returned after reception of next data byte
                              ; receive last data byte. Signal this to Slave
                              ; by returning NACK
wait9:in
           r16,TWCR
                              ; Wait for TWINT Flag set. This indicates that
     sbrs r16, TWINT
                              ; data has been received and NACK returned
     rjmp wait9
                              ; Check value of TWI Status Register. If status
     in
           r16, TWSR
          r16, MR_DATA_NACK ; different from MR_DATA_NACK, go to ERROR
     cpi
     brne ERROR
```



	Figure 57. Form	nats an	d States i	n the	Slave	Receiver M	ode			
	Reception of the Own Slave Address and One or	S	SLA	W	A	DATA	A	DATA	А	P or S
	Acknowledged					•		_		
					\$60		(\$80)	\$80	(\$A0)
	Last Data Byte Received									PorS
	is not Acknowledged									1 01 0
									(\$88)	
	Arbitration Lost as Master				•				\bigcirc	
	and Addressed as Slave									
					(\$68)					
		,	•						_	
	Reception of the General C Address and One or more	Call Data	General (Call	A	DATA	A	DATA	A	P or S
	Dytes									
					\$70		(\$90	\mathcal{D}	\$90	(\$A0)
	Last Data Byte received is								Ā	P or S
	norroknowiedged									
									(\$98)	
	Arbitration Lost as Master a	and			γ				\bigcirc	
	Addressed as Slave by Gel	neral Call								
					(\$78)					
					\bigcirc					
	From Maste	er to Slave		DAT	Ά	Any Nu A and the	Imber of Data	Bytes Acknowledge	Bits	
						This N	umber (Centei		Corrospond	-
	From Slave	to Master			$\binom{n}{}$	to a De	fined State of	the Two-wire S	Serial Bus	5
Assembly Code Example – Slave Receiver Mode	;Part specif	fic ind	clude file	e and	TWI in TWI TWDD	nclude file	must b	e includ	led.	
	/ <iiiiciaii2< th=""><th>se regi</th><th>ISLEIS IWA</th><th>AK AII</th><th>L IWDR</th><th></th><th></th><th></th><th></th><th></th></iiiiciaii2<>	se regi	ISLEIS IWA	AK AII	L IWDR					
	ldi ı	r16, (1	1< <twint)< th=""><th> (1</th><th><<twea< th=""><th>) (1<<twe< th=""><th>N)</th><th></th><th></th><th></th></twe<></th></twea<></th></twint)<>	(1	< <twea< th=""><th>) (1<<twe< th=""><th>N)</th><th></th><th></th><th></th></twe<></th></twea<>) (1< <twe< th=""><th>N)</th><th></th><th></th><th></th></twe<>	N)			
	out 5	TWCR, 1	r16	;	Enable	e TWI in Sl	ave Rec	eiver Mo	de	
				_						
	; <receive s<="" th=""><th>START o</th><th>condition</th><th>and \$</th><th>SLA+W></th><th></th><th></th><th></th><th></th><th></th></receive>	START o	condition	and \$	SLA+W>					
	wait10:in n	r16,TW0	CR	;	Wait f	or TWINT F	lag set	. This i	ndicat	es that
	sbrs 1	r16, T	WINT	;	START	followed b	y SLA+W	has bee	en rece	ived
	rjmp v	wait10								
										F
	in 1	r16, TT	WSR	;	Check	value of T	WI Stati	us Regis	ster. I	i status
	brne I	ERROR	N_ALG_ACK	,	arrei	CIIC LLOU D	к_рпе_А	cn, gu l	.0 ERRU	IX.
		-								
	ldi 1	r16, (1	l< <twint)< th=""><th> (1</th><th><<twea< th=""><th>) (1<<twe< th=""><th>N)</th><th></th><th></th><th></th></twe<></th></twea<></th></twint)<>	(1	< <twea< th=""><th>) (1<<twe< th=""><th>N)</th><th></th><th></th><th></th></twe<></th></twea<>) (1< <twe< th=""><th>N)</th><th></th><th></th><th></th></twe<>	N)			
	out 7	TWCR, 1	r16	; ;	Clear first	TWINT bit data byte.	in TWCR Setting	to star g TWEA i	t rece ndicat	ption of es that

ATmega323(L)













• TCK - Port C, Bit 2

TCK, JTAG Test Clock: JTAG operation is synchronous to TCK. When the JTAG interface is enabled, this pin can not be used as an I/O pin. Refer to the section "JTAG Interface and the On-chip Debug System" on page 157 for details on operation of the JTAG interface.

• SDA – Port C, Bit 1

SDA, Two-wire Serial Interface Data: When the TWEN bit in TWCR is set (one) to enable the Two-wire Serial Interface, pin PC1 is disconnected from the port and becomes the Serial Data I/O pin for the Two-wire Serial Interface. In this mode, there is a spike filter on the pin to capture spikes shorter than 50 ns on the input signal, and the pin is driven by an open collector driver with slew rate limitation.

• SCL – Port C, Bit 0

SCL, Two-wire Serial Interface Clock: When the TWEN bit in TWCR is set (one) to enable the Two-wire Serial Interface, pin PC1 is disconnected from the port and becomes the Serial Clock I/O pin for the Two-wire Serial Interface. In this mode, there is a spike filter on the pin to capture spikes shorter than 50 ns on the input signal.

Port C Schematics Note that all port pins are synchronized. The synchronization latches are not shown in the figure.







Bit Number	Signal Name	Module
44	PD5.Data	
43	PD5.Control	
42	PD5.PuLLup_Disable	
41	PD6.Data	
40	PD6.Control	Port D
39	PD6.PuLLup_Disable	
38	PD7.Data	
37	PD7.Control	
36	PD7.PuLLup_Disable	
35	PC0.Data	
34	PC0.Control	
33	PC0.PuLLup_Disable	
32	PC1.Data	
31	PC1.Control	
30	PC1.PuLLup_Disable	Dort C
29	PC6.Data	Polit C
28	PC6.Control	
27	PC6.PuLLup_Disable	
26	PC7.Data	
25	PC7.Control	
24	PC7.PuLLup_Disable	
23	PA7.Data	
22	PA7.Control	
21	PA7.PuLLup_Disable	
20	PA6.Data	
19	PA6.Control	
18	PA6.PuLLup_Disable	
17	PA5.Data	Port A
16	PA5.Control	
15	PA5.PuLLup_Disable	
14	PA4.Data	
13	PA4.Control	
12	PA4.PuLLup_Disable	

 Table 58.
 ATmega323 Boundary-Scan Order (Continued)





Table 69. Serial Programming Instruction Set

	Instruction Format					
Instruction	Byte 1	Byte 2	Byte 3	Byte4	Operation	
Programming Enable	1010 1100	0101 0011	xxxx xxxx	xxxx xxxx	Enable Serial Programming after RESET goes low.	
Chip Erase	1010 1100	100x xxxx	xxxx xxxx	xxxx xxxx	Chip Erase EEPROM and Flash.	
Read Program Memory	0010 H 000	xx aa aaaa	bbbb bbbb	0000 0000	Read H (high or low) data o from Program memory at word address a : b .	
Load Program Memory Page	0100 H 000	xxxx xxxx	xx bb bbbb	1111 1111	Write H (high or low) data i to Program memory page at word address b .	
Write Program Memory Page	0100 1100	xx aa aaaa	bbxx xxxx	xxxx xxxx	Write Program memory Page at address a : b .	
Read EEPROM Memory	1010 0000	xxxx xx aa	bbbb bbbb	0000 0000	Read data o from EEPROM Memory at address a : b .	
Write EEPROM Memory	1100 0000	xxxx xx aa	bbbb bbbb	1111 1111	Write data i to EEPROM Memory at address a:b.	
Read Lock Bits	0101 1000	0000 0000	xxxx xxxx	xx65 4321	Read Lock bits. "0" = programmed, "1" = unprogrammed.	
Write Lock Bits	1010 1100	111x xxxx	xxxx xxxx	11 65 4321	Write Lock bits. Set bits $6 - 1 = "0"$ to program Lock bits.	
Read Signature Byte	0011 0000	xxxx xxxx	xxxx xxbb	0000 0000	Read Signature Byte o at address b .	
Write Fuse Bits	1010 1100	1010 0000	xxxx xxxx	CB 11 A987	Set bits C - A , 9 - 7 = "0" to program, "1" to unprogram	
Write Fuse High Bits	1010 1100	1010 1000	xxxx xxxx	IH11 GFED	Set bits F - D = "0" to program, "1" to unprogram	
Read Fuse Bits	0101 0000	0000 0000	xxxx xxxx	CBXX A987	Read Fuse bits. "0" = programmed, "1" = unprogrammed	
Read Fuse High Bits	0101 1000	0000 1000	****	IHXX GFED	Read Fuse high bits. "0" = pro- grammed, "1" = unprogrammed	
Read Calibration Byte	0011 1000	xxxx xxxx	0000 0000	0000 0000	Read Signature Byte o at address b .	

Note: **a** = address high bits; **b** = address low bits; **H** = 0 - Low Byte, 1 - High Byte; **o** = data out; **i** = data in; x = don't care;

1 = lock bit 1; 2 = lock bit 2; 3 = Boot Lock Bit01; 4 = Boot Lock Bit02; 5 = Boot Lock Bit11; 6 = Boot Lock Bit12;
7 = CKSEL0 Fuse; 8 = CKSEL1 Fuse; 9 = CKSEL2 Fuse; A = CKSEL3 Fuse; B = BODEN Fuse; C = BODLEVEL Fuse;

 \mathbf{D} = BOOTRST Fuse; \mathbf{E} = BOOTSZ0 Fuse; \mathbf{F} = BOOTSZ1 Fuse; \mathbf{G} = EESAVE Fuse; \mathbf{H} = JTAGEN Fuse; and \mathbf{I} = OCDEN Fuse

- 4. Set bits to "0" to program the corresponding lock bit, "1" to leave the lock bit unchanged.
- 5. "0" = programmed, "1" = unprogrammed.
- a = address High Byte; b = address Low Byte; i = data in; o = data out; 1 = lock bit 1;
 2 = lock bit 2; 3 = Boot Lock Bit01;
 - **4** = Boot Lock Bit02; **5** = Boot Lock Bit11; **6** = Boot Lock Bit12; **7** = CKSEL0 Fuse; **8** = CKSEL1 Fuse; **9** = CKSEL2 Fuse;
 - **A** = CKSEL3 Fuse; **B** = BODEN Fuse; **C** = BODLEVEL Fuse; **D** = BOOTRST Fuse; **E** = BOOTSZ0 Fuse; **F** = BOOTSZ1 Fuse; **G** = EESAVE Fuse; **H** = JTAGEN Fuse; **I** = OCDEN Fuse









Virtual Flash Page Load Register

The Virtual Flash Page Load Register is a virtual scan chain with length equal to the number of bits in one Flash page, 1,024. Internally the Shift Register is 8-bit, and the data are automatically transferred to the Flash page buffer byte-by-byte. Shift in all instruction words in the page, starting with the LSB of the instruction with page address 0 and ending with the MSB of the instruction with page address 3F. This provides an efficient way to load the entire Flash page buffer before executing Page Write.





Virtual Flash Page Read Register

The Virtual Flash Page Read Register is a virtual scan chain with length equal to the number of bits in one Flash page plus eight, 1,032 in total. Internally the Shift Register is 8-bit, and the data are automatically transferred from the Flash data page byte-by-byte. The first eight cycles are used to transfer the first byte to the internal Shift Register, and the bits that are shifted out during these eight cycles should be ignored. Following this initialization, data are shifted out starting with the LSB of the instruction with page address 0 and ending with the MSB of the instruction with page address 3F. This provides an efficient way to read one full Flash page to verify programming.





Programming algorithm	All references below of type "1a", "1b", and so on, refer to Table 71.
-----------------------	--

Entering programming mode

- 1. Enter JTAG instruction AVR_RESET and shift 1 in the Reset Register.
- 2. Enter instruction PROG_ENABLE and shift 1010_0011_0111_0000 in the Programming Enable Register.

Leaving Programming Mode

- 1. Enter JTAG instruction PROG_COMMANDS.
- 2. Disable all programming instructions by using no operation instruction 11a.
- 3. Enter instruction PROG_ENABLE and shift 0000_0000_0000_0000 in the programming Enable Register.
- 4. Enter JTAG instruction AVR_RESET and shift 0 in the Reset Register.

If PROG_ENABLE instruction is not followed by the AVR_RESET instruction, the following algorithm should be used:

- 1. Enter JTAG instruction PROG_COMMANDS.
- 2. Disable all programming instructions by using no operation instruction 11a.
- 3. Enter instruction PROG_ENABLE and shift 0000_0000_0000_0000 in the Programming Enable Register.
- 4. Enter instruction PROG_ENABLE and shift 0000_0000_0000_0000 in the Programming Enable Register.
- 5. Wait until the selected Oscillator has started before applying more commands.





Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
4	2.7 - 5.5V	ATmega323L-4AC	44A	Commercial
		ATmega323L-4PC	40P6	(0°C to 70°C)
		ATmega323L-4AI	44A	Industrial
		ATmega323L-4PI	40P6	(-40°C to 85°C)
8	4.0 - 5.5V	ATmega323-8AC	44A	Commercial
		ATmega323-8PC	40P6	(0°C to 70°C)
		ATmega323-8AI	44A	Industrial
		ATmega323-8PI	40P6	(-40°C to 85°C)

Package Type		
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)	
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)	

236 ATmega323(L)

AMEL_®

About Code Examples	
AVR USART vs. AVR UART – Compatibility	75
Ola ale Comerce i an	70
Frame Formats	
Parity Bit Calculation	
Data Transmission – The USART Transmitter	81
Data Reception – The USART Receiver	84
Asynchronous Data Reception	88
Multi-processor Communication Mode	91
Accessing UBRRH/UCSRC Registers	92
USART Register Description	94
Examples of Baud Rate Setting	99
Two-wire Serial Interface (Byte Oriented)	102
Two-wire Serial Interface Modes	
Master Transmitter Mode	108
Master Receiver Mode	108
Slave Receiver Mode	100
Slave Transmitter Mode	110
Miscellaneous States	110 110
The Analog Comparator	124
Analog Comparator Multiplexed Input	126
Analog to Digital Converter	127
	107
Pediules	127
Operation	120
ADO Neise Conversion Timing	
ADC Noise Canceler Function	
Scanning Multiple Channels	135
ADC Noise Canceling Techniques	135
ADC Characteristics – Preliminary Data	136
I/O Ports	137
Port A	137
Port B	139
Port C	146
Port D	151
ITAG Interface and the On-chin Debug System	157
	،،،،،،،،،،،،،،،،،،،،،،،،،،،،،،،،،،،،
Using the Boundary-Scan Chain	161

ATmega323(L)



Register Summary 231
Instruction Set Summary 233
Ordering Information 236
Packaging Information 237
44A
40P6
Errata for ATmega323 Rev. B 239
Datasheet Change Log for ATmega323 242
Changes from Rev. 1457F – 09/02 to Rev. 1457G – 09/03 242
Changes from Rev. 1457E – 11/01 to Rev. 1457F – 09/02 242
Table of Contents i