



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	150MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, SD, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	100
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 58x16b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk60fn1m0vlq15

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

3.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

Symbol	Description	Min.	Max.	Unit
I _{WP}	Digital I/O weak pullup/ pulldown current	10	130	μΑ

3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	—	7	pF

3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

Symbol	Description	Min.	Max.	Unit	Notes
V _{IH}	Input high voltage (digital pins)				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	$0.7 \times V_{DD}$	_	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage (digital pins)				
	• $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$		$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis (digital pins)	$0.06 \times V_{DD}$	_	V	
I _{ICDIO}	Digital pin negative DC injection current — single pin • V _{IN} < V _{SS} -0.3V			mA	1
I _{ICAIO}	Analog ² , EXTAL0/XTAL0, and EXTAL1/XTAL1 pin DC injection current — single pin			mA	3
	 V_{IN} < V_{SS}-0.3V (Negative current injection) 	-5	_		
	• V _{IN} > V _{DD} +0.3V (Positive current injection)	_	+5		
I _{ICcont}	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins				
	Negative current injection	-25	—	mA	
	Positive current injection	_	+25		
V _{RAM}	V _{DD} voltage required to retain RAM	1.2	—	V	
V _{RFVBAT}	V _{BAT} voltage required to retain the VBAT register file	V _{POR_VBAT}	—	V	

Table 1. Voltage and current operating requirements (continued)

- All 5 V tolerant digital I/O pins are internally clamped to V_{SS} through a ESD protection diode. There is no diode connection to V_{DD}. If V_{IN} greater than V_{DIO_MIN} (=V_{SS}-0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V_{DIO_MIN}-V_{IN})/II_{IC}I.
- 2. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
- 3. All analog pins are internally clamped to V_{SS} and V_{DD} through ESD protection diodes. If V_{IN} is greater than V_{AIO_MIN} (=V_{SS}-0.3V) and V_{IN} is less than V_{AIO_MAX}(=V_{DD}+0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V_{AIO_MIN}-V_{IN})/II_{IC}I. The positive injection current limiting resistor is calculated as R=(V_{IN}-V_{AIO_MAX})/II_{IC}I. Select the larger of these two calculated resistances.

5.2.2 LVD and POR operating requirements Table 2. LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR}	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V _{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	

Table continues on the next page ...

General

Symbol	Description	Min.	Max.	Unit	Notes
	• VLLS3 → RUN	_	114	μs	
	• LLS → RUN	_	5.0	μs	
	• VLPS \rightarrow RUN	_	5	μs	
	• STOP → RUN	—	4.8	μs	

 Table 5. Power mode transition operating behaviors (continued)

1. Normal boot (FTFE_FOPT[LPBOOT]=1)

5.2.5 Power consumption operating behaviors

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA}	Analog supply current	_	—	See note	mA	1
I _{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash					2
	• @ 1.8V	—	59.6	180	mA	
	• @ 3.0V	—	59.6	185	mA	
I _{DD_RUN}	Run mode current — all peripheral clocks enabled, code executing from flash					3
	• @ 1.8V	—	89.9	205	mA	
	• @ 3.0V	—	89.9	210	mA	
I _{DD_WAIT}	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	—	40.9	95	mA	2
I _{DD_WAIT}	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	—	19.6	65	mA	4
I _{DD_STOP}	Stop mode current at 3.0 V					
	• @ -40 to 25°C	—	1.3	3.8	mA	
	• @ 70°C	—	3.0	27	mA	
	• @ 105°C	—	7.5	42	mA	
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled		1.4	32	mA	5
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	—	2.2	38	mA	6
I _{DD_VLPW}	Very-low-power wait mode current at 3.0 V		0.926	22	mA	7

Table continues on the next page ...

5.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies. MCG in PEE mode is greater than 100 MHz frequencies.
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL




Figure 2. Run mode supply current vs. core frequency




Figure 3. VLPR mode supply current vs. core frequency

5.2.6 EMC radiated emissions operating behaviors Table 7. EMC radiated emissions operating behaviors for 256MAPBGA

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	21	dBµV	1,2
V _{RE2}	Radiated emissions voltage, band 2	50–150	24	dBµV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	29	dBµV	
V _{RE4}	Radiated emissions voltage, band 4	500–1000	28	dBµV	

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 2. V_{DD} = 3.3 V, T_A = 25 °C, f_{OSC} = 12 MHz (crystal), f_{SYS} = 72 MHz, f_{BUS} = 72MHz

General

Symbol	Description	Min.	Max.	Unit	Notes
t _{io50}	Port rise and fall time (high drive strength)				6
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	_	7	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	_	3	ns	—
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	_	28	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	—	14	ns	—
t _{io50}	Port rise and fall time (low drive strength)				7
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	_	18	ns	_
	• $2.7 \le V_{DD} \le 3.6V$	_	9	ns	_
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	_	48	ns	_
	• $2.7 \le V_{DD} \le 3.6V$	—	24	ns	—
t _{io60}	Port rise and fall time (high drive strength)				6
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	_	6	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	_	3	ns	—
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	_	28	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	—	14	ns	_
t _{io60}	Port rise and fall time (low drive strength)				7
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	_	18	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	_	6	ns	—
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	48	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	—	24	ns	—

Table 10. General switching specifications (continued)

- 1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- 2. The greater synchronous and asynchronous timing must be met.
- 3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
- 4. 75pF load
- 5. 15pF load
- 6. 25pF load
- 7. 15pF load

5.4 Thermal specifications

5.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T _A	Ambient temperature	-40	105	°C

5.4.2 Thermal attributes

Board type	Symbol	Description	144 LQFP	144 MAPBGA	Unit	Notes
Single-layer (1s)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	45	50	°C/W	1
Four-layer (2s2p)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	36	30	°C/W	1
Single-layer (1s)	R _{ejma}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	36	41	°C/W	1
Four-layer (2s2p)	R _{eJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	30	27	°C/W	1
_	R _{0JB}	Thermal resistance, junction to board	24	17	°C/W	2
_	R _{θJC}	Thermal resistance, junction to case	9	10	°C/W	3

Table continues on the next page ...

Board type	Symbol	Description	144 LQFP	144 MAPBGA	Unit	Notes
	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	2	2	°C/W	4

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air).

5.5 Power sequencing

Voltage supplies must be sequenced in the proper order to avoid damaging internal diodes. There is no limit on how long after one supply powers up before the next supply must power up. Note that V_{DD} and V_{DD} INT can use the same power source.

The power-up sequence is:

- 1. V_{DD}
- $2. \ V_{DD_INT}$
- 3. V_{DDA}
- 4. V_{DD_DDR}

The power-down sequence is the reverse:

- 1. V_{DD_DDR}
- 2. V_{DDA}
- 3. V_{DD_INT}
- 4. V_{DD}

6 Peripheral operating requirements and behaviors

6.1 Core modules





Figure 8. Test Access Port timing





6.2 System modules

There are no specifications necessary for the device's system modules.

6.3 Clock modules

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
J _{cyc_fll}	FLL period jitter		180	_	ps	
	 f_{VCO} = 48 MHz f_{VCO} = 98 MHz 	_	150	_		
t _{fll_acquire}	FLL target frequency acquisition time			1	ms	6
	PLL	.0,1				
f _{pll_ref}	PLL reference frequency range	8	—	16	MHz	
f _{vcoclk_2x}	VCO output frequency	180		360	MHz	
f _{vcoclk}	PLL output frequency	90		180	MHz	
f _{vcoclk_90}	PLL quadrature output frequency	90		180	MHz	
I _{pll}	PLL0 operating current • VCO @ 180 MHz (f _{osc_hi_1} = 32 MHz, f _{pll_ref} = 8 MHz, VDIV multiplier = 22)	_	2.8	—	mA	7
I _{pll}	PLL0 operating current • VCO @ 360 MHz (f _{osc_hi_1} = 32 MHz, f _{pll_ref} = 8 MHz, VDIV multiplier = 45)	_	4.7	—	mA	7
I _{pll}	 PLL1 operating current VCO @ 180 MHz (f_{osc_hi_1} = 32 MHz, f_{pll_ref} = 8 MHz, VDIV multiplier = 22) 	_	2.3	—	mA	7
I _{pll}	 PLL1 operating current VCO @ 360 MHz (f_{osc_hi_1} = 32 MHz, f_{pll_ref} = 8 MHz, VDIV multiplier = 45) 	_	3.6	—	mA	7
t _{pll_lock}	Lock detector detection time	_	_	100×10^{-6} + 1075(1/ f _{pll_ref})	S	8
J _{cyc_pll}	PLL period jitter (RMS)					9
	• f _{vco} = 180 MHz	_	100	_	ps	
	• f _{vco} = 360 MHz	—	75	_	ps	
J _{acc_pll}	PLL accumulated jitter over 1µs (RMS)					10
	• f _{vco} = 180 MHz	_	600	_	ps	
	• f _{vco} = 360 MHz	_	300	_	ps	

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).

2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.

 The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco t}) over voltage and temperature should be considered.

- 4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.

 This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

7. Excludes any oscillator currents that are also consuming power while PLL is in operation.

 This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R _S	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	—	200		kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	—	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		—	0	_	kΩ	
V _{pp} ⁵	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)		V _{DD}	—	V	

Table 16. Oscillator DC electrical specifications (continued)

- 1. V_{DD}=3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3. C_x, C_y can be provided by using either the integrated capacitors or by using external components.
- 4. When low power mode is selected, R_F is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

6.3.2.2 Oscillator frequency specifications

Table 17. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f _{osc_hi_1}	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	1
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f _{ec_extal}	Input clock frequency (external clock mode)	_	—	60	MHz	2, 3
t _{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	

Table continues on the next page...

6.3.3.2 32kHz oscillator frequency specifications Table 19. 32kHz oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal	—	32.768	—	kHz	
t _{start}	Crystal start-up time	_	1000	_	ms	1
V _{ec_extal32}	Externally provided input clock amplitude	700		V _{BAT}	mV	2, 3

1. Proper PC board layout procedures must be followed to achieve specifications.

2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.

The parameter specified is a peak-to-peak value and V_{IH} and V_{IL} specifications do not apply. The voltage of the applied clock must be within the range of V_{SS} to V_{BAT}.

6.4 Memories and memory interfaces

6.4.1 Flash (FTFE) electrical specifications

This section describes the electrical characteristics of the FTFE module.

6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{hvpgm8}	Program Phrase high-voltage time	—	7.5	18	μs	
t _{hversscr}	Erase Flash Sector high-voltage time	_	13	113	ms	1
t _{hversblk128k}	Erase Flash Block high-voltage time for 128 KB	_	104	1808	ms	1
t _{hversblk256k}	Erase Flash Block high-voltage time for 256 KB	—	208	3616	ms	1

 Table 20.
 NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.

6.4.1.2 Flash timing specifications — commands Table 21. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t _{rd1blk128k}	 128 KB data flash 	—	—	0.5	ms	
t _{rd1blk256k}	• 256 KB program flash		—	1.0	ms	

Table continues on the next page...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{rd1sec4k}	Read 1s Section execution time (4 KB flash)	_	—	100	μs	1
t _{pgmchk}	Program Check execution time	_	_	80	μs	1
t _{rdrsrc}	Read Resource execution time	_	—	40	μs	1
t _{pgm8}	Program Phrase execution time		70	150	μs	
	Erase Flash Block execution time					2
t _{ersblk128k}	 128 KB data flash 	_	110	925	ms	
t _{ersblk256k}	• 256 KB program flash	—	220	1850	ms	
t _{ersscr}	Erase Flash Sector execution time	_	15	115	ms	2
t _{pgmsec4k}	Program Section execution time (4KB flash)	_	20	_	ms	
t _{rd1all}	Read 1s All Blocks execution time	_	—	1.0	ms	
t _{rdonce}	Read Once execution time	_	—	30	μs	1
t _{pgmonce}	Program Once execution time	_	70	_	μs	
t _{ersall}	Erase All Blocks execution time	_	650	5600	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	_	—	30	μs	1
	Swap Control execution time					
t _{swapx01}	control code 0x01	_	200	_	μs	
t _{swapx02}	control code 0x02	_	70	150	μs	
t _{swapx04}	control code 0x04	_	70	150	μs	
t _{swapx08}	control code 0x08	—	_	30	μs	
	Program Partition for EEPROM execution time					
t _{pgmpart64k}	64 KB FlexNVM	_	235	_	ms	
t _{pgmpart256k}	• 256 KB FlexNVM	—	240	—	ms	
	Set FlexRAM Function execution time:					
t _{setramff}	Control Code 0xFF	_	205	_	μs	
t _{setram64k}	64 KB EEPROM backup	_	1.6	2.5	ms	
t _{setram128k}	128 KB EEPROM backup	_	2.7	3.8	ms	
t _{setram256k}	• 256 KB EEPROM backup	_	4.8	6.2	ms	
t _{eewr8bers}	Byte-write to erased FlexRAM location execution time	_	140	225	μs	3
	Byte-write to FlexRAM execution time:					
t _{eewr8b64k}	64 KB EEPROM backup	—	400	1700	μs	
t _{eewr8b128k}	128 KB EEPROM backup	_	450	1800	μs	
t _{eewr8b256k}	• 256 KB EEPROM backup	—	525	2000	μs	
t _{eewr16bers}	16-bit write to erased FlexRAM location execution time	_	140	225	μs	

Table 21. Flash command timing specifications (continued)

Table continues on the next page...

Peripheral operating requirements and behaviors




Figure 18. FlexBus write timing diagram

6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

6.6 Analog

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
C _{rate}	ADC conversion rate	16-bit mode					5
	Tale	No ADC hardware averaging	37.037	—	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					

Table 28. 16-bit ADC operating conditions (continued)

- 1. Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. DC potential difference.
- 3. This resistance is external to MCU. The analog source resistance must be kept as low as possible to achieve the best results. The results in this data sheet were derived from a system which has < 8 Ω analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1ns.
- 4. To use the maximum ADC conversion clock frequency, the ADHSC bit must be set and the ADLPC bit must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool




Figure 19. ADC input impedance equivalency diagram

6.6.1.2 16-bit ADC electrical characteristics Table 29. 16-bit ADC characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA})

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
I _{DDA_ADC}	Supply current		0.215		1.7	mA	3

Table continues on the next page ...

Peripheral operating requirements and behaviors




Figure 23. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

6.6.3 12-bit DAC electrical characteristics

6.6.3.1 12-bit DAC operating requirements Table 33. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
V _{DDA}	Supply voltage	1.71	3.6	V	
V _{DACR}	Reference voltage	1.13 3.6		V	1
T _A	Temperature	Operating t range of t	emperature he device	°C	
CL	Output load capacitance	— 100		pF	2
١L	Output load current		1	mA	

1. The DAC reference can be selected to be V_{DDA} or the voltage output of the VREF module (VREF_OUT)

2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{out}	Voltage reference output with factory trim at nominal V_{DDA} and temperature=25C	1.1915	1.195	1.1977	V	
V _{out}	Voltage reference output — factory trim	1.1584	—	1.2376	V	
V _{out}	Voltage reference output — user trim	1.193	—	1.197	V	
V _{step}	Voltage reference trim step	_	0.5	—	mV	
V _{tdrift}	Temperature drift (Vmax -Vmin across the full temperature range)	_		80	mV	
I _{bg}	Bandgap only current	_	_	80	μA	1
I _{hp}	High-power buffer current	_	—	1	mA	1
ΔV_{LOAD}	Load regulation				mV	1, 2
	• current = + 1.0 mA	_	2	_		
	• current = - 1.0 mA	_	5	_		
T _{stup}	Buffer startup time			100	μs	
V _{vdrift}	Voltage drift (Vmax -Vmin across the full voltage range)	—	2	-	mV	1

Table 36. VREF full-range operating behaviors

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

2. Load regulation voltage is the difference between the VREF_OUT voltage with no load vs. voltage with defined load

Table 37. VREF limited-range operating requirements

Sy	mbol	Description	Min.	Max.	Unit	Notes
	T _A	Temperature	0	50	°C	

Table 38. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{out}	Voltage reference output with factory trim	1.173	1.225	V	

6.7 Timers

See General switching specifications.

6.8 Communication interfaces

6.8.12 I2S/SAI Switching Specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

6.8.12.1 Normal Run, Wait and Stop mode performance over a limited operating voltage range

This section provides the operating performance over a limited operating voltage for the device in Normal Run, Wait and Stop modes.

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S1	I2S_MCLK cycle time	40	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	-	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	—	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	15	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns

 Table 50.
 I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range)




Figure 35. I2S/SAI timing — slave modes

6.8.12.2 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

 Table 52.
 I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	—	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	-	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	-1.0	-	ns
S7	I2S_TX_BCLK to I2S_TXD valid	—	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	20.5	-	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns




Figure 36. I2S/SAI timing — master modes

Table 53.I2S/SAI slave mode timing in Normal Run, Wait and Stop modes
(full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	—	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	5.8	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid • Multiple SAI Synchronous mode	_	24	ns
	All other modes	—	20.6	
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	—	ns
S17	I2S_RXD setup before I2S_RX_BCLK	5.8	—	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid ¹	—	25	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear