



Welcome to **E-XFL.COM** 

#### What is "Embedded - Microcontrollers"?


"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	150MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, SD, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I²S, LVD, POR, PWM, WDT
Number of I/O	100
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 48x16b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/pk60fx512vlq15

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
$V_{DD}$	3.3 V supply voltage	3.3	V

## 4 Ratings

## 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

<sup>1.</sup> Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

<sup>2.</sup> Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

## 4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage1	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	300	mA
V <sub>DIO</sub>	Digital input voltage (except $\overline{\text{RESET}}$ , EXTAL0/XTAL0, and EXTAL1/XTAL1) $^2$	-0.3	5.5	V
V <sub>AIO</sub>	Analog³, RESET, EXTAL0/XTAL0, and EXTAL1/XTAL1 input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V
V <sub>USB_DP</sub>	USB_DP input voltage	-0.3	3.63	V
V <sub>USB_DM</sub>	USB_DM input voltage	-0.3	3.63	V
VREGIN	USB regulator input	-0.3	6.0	V
V <sub>BAT</sub>	RTC battery supply voltage	-0.3	3.8	V

- 1. It applies for all port pins.
- 2. It covers digital pins.
- 3. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

### 5 General

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference

All digital I/O switching characteristics assume:

- 1. output pins
  - have  $C_L = 30pF$  loads,
  - are configured for fast slew rate (PORTx\_PCRn[SRE]=0), and
  - are configured for high drive strength (PORTx\_PCRn[DSE]=1)
- 2. input pins
  - have their passive filter disabled (PORTx\_PCRn[PFE]=0)

## 5.2 Nonswitching electrical specifications

### 5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	2.0	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>BAT</sub>	RTC battery supply voltage	1.71	3.6	V	

Table 1. Voltage and current operating requirements (continued)

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>IH</sub>	Input high voltage (digital pins)				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V <sub>IL</sub>	Input low voltage (digital pins)				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis (digital pins)	0.06 × V <sub>DD</sub>	_	V	
I <sub>ICDIO</sub>	Digital pin negative DC injection current — single pin  • V <sub>IN</sub> < V <sub>SS</sub> -0.3V	-5	_	mA	1
I <sub>ICAIO</sub>	Analog², EXTAL0/XTAL0, and EXTAL1/XTAL1 pin DC injection current — single pin  • V <sub>IN</sub> < V <sub>SS</sub> -0.3V (Negative current injection)	-5	_	mA	3
	<ul> <li>V<sub>IN</sub> &gt; V<sub>DD</sub>+0.3V (Positive current injection)</li> </ul>	_	+5		
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins  • Negative current injection  • Positive current injection	-25 —	 +25	mA	
$V_{RAM}$	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	
$V_{RFVBAT}$	V <sub>BAT</sub> voltage required to retain the VBAT register file	V <sub>POR_VBAT</sub>	_	V	

- All 5 V tolerant digital I/O pins are internally clamped to V<sub>SS</sub> through a ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> greater than V<sub>DIO\_MIN</sub> (=V<sub>SS</sub>-0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V<sub>DIO\_MIN</sub>-V<sub>IN</sub>)/II<sub>IC</sub>I.
- 2. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
- 3. All analog pins are internally clamped to  $V_{SS}$  and  $V_{DD}$  through ESD protection diodes. If  $V_{IN}$  is greater than  $V_{AIO\_MIN}$  (= $V_{SS}$ -0.3V) and  $V_{IN}$  is less than  $V_{AIO\_MAX}$ (= $V_{DD}$ +0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{AIO\_MIN}-V_{IN})/|I_{IC}|$ . The positive injection current limiting resistor is calculated as  $R=(V_{IN}-V_{AIO\_MAX})/|I_{IC}|$ . Select the larger of these two calculated resistances.

### 5.2.2 LVD and POR operating requirements

### Table 2. LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V					
	• @ -40 to 25°C	_	0.25	1.3	mA	
	• @ 70°C	_	0.85	7.6	mA	
	• @ 105°C	_	2.4	12.54	mA	
I <sub>DD_LLS</sub>	Low leakage stop mode current at 3.0 V					8
	• @ -40 to 25°C	_	0.25	1.3	mA	
	• @ 70°C	_	0.85	7.6	mA	
	• @ 105°C	_	2.4	12.54	mA	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V					8
	• @ -40 to 25°C	_	5.6	20	μΑ	
	• @ 70°C	_	30.1	137	μΑ	
	• @ 105°C	_	120.8	246	μΑ	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V					
	• @ -40 to 25°C	_	3.2	14	μΑ	
	• @ 70°C	_	11.8	40	μΑ	
	• @ 105°C	_	51.2	60	μΑ	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V					
	• @ -40 to 25°C	_	2.8	12	μΑ	
	• @ 70°C	_	8.7	29	μA	
	• @ 105°C	_	39.3	43	μΑ	
I <sub>DD_VBAT</sub>	Average current when CPU is not accessing RTC registers at 3.0 V					9
	• @ –40 to 25°C	_	0.91	1.1	μΑ	
	• @ 70°C	_	1.5	1.85	μΑ	
	• @ 105°C	_	4.3	4.3	μΑ	

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 150 MHz core and system clock, 75 MHz bus, 50 MHz FlexBus clock, and 25 MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.
- 3. 150 MHz core and system clock, 75 MHz bus, 50 MHz FlexBus clock, and 25 MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled, but peripherals are not in active operation.
- 4. 25 MHz core and system clock, 25 MHz bus clock, and 12.5 MHz FlexBus and flash clock. MCG configured for FEI mode.
- 5. 4 MHz core, system, 2 MHz FlexBus, and 2 MHz bus clock and 0.5 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 4 MHz core, system, 2 MHz FlexBus, and 2 MHz bus clock and 0.5 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 7. 4 MHz core, system, 2 MHz FlexBus, and 2 MHz bus clock and 0.5 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 8. Data reflects devices with 128 KB of RAM. For devices with 64 KB of RAM, power consumption is reduced by 2 µA.
- 9. Includes 32kHz oscillator current and RTC operation.

### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies. MCG in PEE mode is greater than 100 MHz frequencies.
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL




Figure 2. Run mode supply current vs. core frequency

Table 14. JTAG full voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns




Figure 6. Test clock input timing




Figure 7. Boundary scan (JTAG) timing

- 9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 10. Accumulated jitter depends on VCO frequency and VDIV.

## 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

# 6.3.2.1 Oscillator DC electrical specifications Table 16. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μΑ	
	• 8 MHz (RANGE=01)	_	300	_	μΑ	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I <sub>DDOSC</sub>	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μΑ	
	• 4 MHz	_	400	_	μA	
	• 8 MHz (RANGE=01)	_	500	_	μA	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
C <sub>y</sub>	XTAL load capacitance	_	_	_		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	MΩ	

Table 17. Oscillator frequency specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	1000	_	ms	4, 5
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	500	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Frequencies less than 8 MHz are not in the PLL range.
- 2. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 3. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 4. Proper PC board layout procedures must be followed to achieve specifications.
- 5. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

#### NOTE

The 32 kHz oscillator works in low power mode bu default and cannot be moved into high power/gain mode.

### 6.3.3 32 kHz Oscillator Electrical Characteristics

This section describes the module electrical characteristics.

# 6.3.3.1 32 kHz oscillator DC electrical specifications Table 18. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{BAT}$	Supply voltage	1.71	_	3.6	V
R <sub>F</sub>	Internal feedback resistor	_	100	_	ΜΩ
C <sub>para</sub>	Parasitical capacitance of EXTAL32 and XTAL32	_	5	7	pF
V <sub>pp</sub> <sup>1</sup>	Peak-to-peak amplitude of oscillation	_	0.6		V

1. When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

Table 21. Flash command timing specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	16-bit write to FlexRAM execution time:					
t <sub>eewr16b64k</sub>	64 KB EEPROM backup	_	400	1700	μs	
t <sub>eewr16b128k</sub>	128 KB EEPROM backup	_	450	1800	μs	
t <sub>eewr16b256k</sub>	256 KB EEPROM backup	_	525	2000	μs	
t <sub>eewr32bers</sub>	32-bit write to erased FlexRAM location execution time	_	180	275	μs	
	32-bit write to FlexRAM execution time:					
t <sub>eewr32b64k</sub>	64 KB EEPROM backup	_	475	1850	μs	
t <sub>eewr32b128k</sub>	128 KB EEPROM backup	_	525	2000	μs	
t <sub>eewr32b256k</sub>	256 KB EEPROM backup	_	600	2200	μs	

- 1. Assumes 25MHz flash clock frequency.
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- 3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

# 6.4.1.3 Flash high voltage current behaviors Table 22. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	3.5	7.5	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

## 6.4.1.4 Reliability specifications

Table 23. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes		
	Program Flash							
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years			
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years			
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2		
	Data	Flash						
t <sub>nvmretd10k</sub>	Data retention after up to 10 K cycles	5	50	_	years			
t <sub>nvmretd1k</sub>	Data retention after up to 1 K cycles	20	100	_	years			




Figure 14. Write data latch cycle timing




Figure 15. Read data latch cycle timing in non-fast mode




Figure 16. Read data latch cycle timing in fast mode

## 6.4.4 Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

Table 26. Flexbus limited voltage range switching specifications

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	FB_CLK	MHz	
FB1	Clock period	20	_	ns	
FB2	Address, data, and control output valid	_	11.5	ns	1
FB3	Address, data, and control output hold	0.5	_	ns	1
FB4	Data and FB_TA input setup	8.5	_	ns	2
FB5	Data and FB_TA input hold	0.5	_	ns	2

<sup>1.</sup> Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W,FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.

Table 27. Flexbus full voltage range switching specifications

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	
	Frequency of operation	_	FB_CLK	MHz	
FB1	Clock period	1/FB_CLK	_	ns	
FB2	Address, data, and control output valid	_	13.5	ns	1
FB3	Address, data, and control output hold	0	_	ns	1
FB4	Data and FB_TA input setup	13.7	_	ns	2
FB5	Data and FB_TA input hold	0.5	_	ns	2

<sup>1.</sup> Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W,FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.

<sup>2.</sup> Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB}_{TA}}$ .

<sup>2.</sup> Specification is valid for all FB\_AD[31:0] and FB\_TA.

Table 30. 16-bit ADC with PGA operating conditions (continued)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
C <sub>rate</sub>	ADC conversion	≤ 13 bit modes	18.484	_	450	Ksps	7
	rate	No ADC hardware averaging					
		Continuous conversions enabled					
		Peripheral clock = 50 MHz					
		16 bit modes	37.037	_	250	Ksps	8
		No ADC hardware averaging					
		Continuous conversions enabled					
		Peripheral clock = 50 MHz					

- 1. Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 6 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. ADC must be configured to use the internal voltage reference (VREF\_OUT)
- 3. PGA reference is internally connected to the VREF\_OUT pin. If the user wishes to drive VREF\_OUT with a voltage other than the output of the VREF module, the VREF module must be disabled.
- 4. For single ended configurations the input impedance of the driven input is R<sub>PGAD</sub>/2
- 5. The analog source resistance (R<sub>AS</sub>), external to MCU, should be kept as minimum as possible. Increased R<sub>AS</sub> causes drop in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
- 6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25µs time should be allowed for F<sub>in</sub>=4 kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at 8 MHz ADC clock.
- 7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
- 8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1

# 6.6.1.4 16-bit ADC with PGA characteristics Table 31. 16-bit ADC with PGA characteristics

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
I <sub>DDA_PGA</sub>	Supply current	Low power (ADC_PGA[PGALPb]=0)	_	420	644	μA	2
I <sub>DC_PGA</sub>	Input DC current		$\frac{2}{R_{\text{PGAD}}} \left( \frac{\left(V_{\text{REFPGA}} \times 0.583\right) - V_{\text{CM}}}{\left(\text{Gain+1}\right)} \right)$			А	3
		Gain =1, V <sub>REFPGA</sub> =1.2V, V <sub>CM</sub> =0.5V	_	1.54	_	μA	
		Gain =64, V <sub>REFPGA</sub> =1.2V, V <sub>CM</sub> =0.1V	_	0.57	_	μΑ	

Table 31. 16-bit ADC with PGA characteristics (continued)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
G	Gain <sup>4</sup>	• PGAG=0	0.95	1	1.05		$R_{AS} < 100\Omega$
		• PGAG=1	1.9	2	2.1		
		• PGAG=2	3.8	4	4.2		
		• PGAG=3	7.6	8	8.4		
		• PGAG=4	15.2	16	16.6		
		• PGAG=5	30.0	31.6	33.2		
		• PGAG=6	58.8	63.3	67.8		
BW	Input signal	16-bit modes	_	_	4	kHz	
	bandwidth	• < 16-bit modes	_	_	40	kHz	
PSRR	Power supply rejection ratio	Gain=1	_	-84	_	dB	V <sub>DDA</sub> = 3V ±100mV, f <sub>VDDA</sub> = 50Hz, 60Hz
CMRR	Common mode	• Gain=1	_	-84	_	dB	V <sub>CM</sub> =
	rejection ratio	• Gain=64	_	-85	_	dB	500mVpp, f <sub>VCM</sub> = 50Hz, 100Hz
V <sub>OFS</sub>	Input offset voltage	Chopping disabled     (ADC_PGA[PGACHPb])	_	2.4	_	mV	Output offset = V <sub>OFS</sub> *(Gain+1)
	. Olange	=1) • Chopping enabled (ADC_PGA[PGACHPb] =0)	_	0.2	_	mV	
T <sub>GSW</sub>	Gain switching settling time		_	_	10	μs	5
dG/dT	Gain drift over full	• Gain=1	_	6	10	ppm/°C	
	temperature range	• Gain=64	_	31	42	ppm/°C	
dG/dV <sub>DDA</sub>	Gain drift over	• Gain=1	_	0.07	0.21	%/V	V <sub>DDA</sub> from 1.71
	supply voltage	• Gain=64	_	0.14	0.31	%/V	to 3.6V
E <sub>IL</sub>	Input leakage error	All modes		$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
						(refer to the MCU's voltage and current operating ratings)	
$V_{PP,DIFF}$	Maximum differential input signal swing		$\left(\frac{\left(\min(V_{x}V_{DDA}-V_{x})-0.2\right)\times4}{Gain}\right)$ where $V_{X}=V_{REFPGA}\times0.583$			V	6
SNR	Signal-to-noise	• Gain=1	80	90	_	dB	16-bit
	ratio	• Gain=64	52	66	_	dB	differential mode, Average=32




Figure 22. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)

#### Peripheral operating requirements and behaviors

Table 36. VREF full-range operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal V <sub>DDA</sub> and temperature=25C	1.1915	1.195	1.1977	V	
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	_	1.2376	V	
V <sub>out</sub>	Voltage reference output — user trim	1.193	_	1.197	V	
V <sub>step</sub>	Voltage reference trim step	_	0.5	_	mV	
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	80	mV	
I <sub>bg</sub>	Bandgap only current	_	_	80	μA	1
I <sub>hp</sub>	High-power buffer current	_	_	1	mA	1
$\Delta V_{LOAD}$	Load regulation				mV	1, 2
	• current = + 1.0 mA	_	2	_		
	• current = - 1.0 mA	_	5	_		
T <sub>stup</sub>	Buffer startup time	_	_	100	μs	
$V_{vdrift}$	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	_	mV	1

- 1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
- 2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

Table 37. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	

Table 38. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim	1.173	1.225	V	

### 6.7 Timers

See General switching specifications.

## 6.8 Communication interfaces




Figure 27. MII receive signal timing diagram

### 6.8.1.2 RMII signal switching specifications

The following timing specs meet the requirements for RMII style interfaces for a range of transceiver devices.

Num **Description** Min. Max. Unit EXTAL frequency (RMII input clock RMII\_CLK) MHz 50 RMII1 RMII\_CLK pulse width high 35% 65% RMII CLK period RMII2 RMII\_CLK pulse width low 35% 65% RMII\_CLK period RMII3 RXD[1:0], CRS\_DV, RXER to RMII\_CLK setup 4 ns RMII\_CLK to RXD[1:0], CRS\_DV, RXER hold 2 RMII4 ns RMII7 RMII\_CLK to TXD[1:0], TXEN invalid 4 ns RMII\_CLK to TXD[1:0], TXEN valid RMII8 15

Table 40. RMII signal switching specifications

### 6.8.2 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

- 1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
- 2. Fixed external capacitance of 20 pF.
- 3. REFCHRG = 2, EXTCHRG=0.
- 4. REFCHRG = 0, EXTCHRG = 10.
- 5.  $V_{DD} = 3.0 \text{ V}.$
- 6. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
- 7. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
- 8. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; lext = 16.
- 9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; lext = 16.
- 10. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; lext = 16.
- 11. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes. Sensitivity depends on the configuration used. The documented values are provided as examples calculated for a specific configuration of operating conditions using the following equation: (C<sub>ref</sub> \* I<sub>ext</sub>)/( I<sub>ref</sub> \* PS \* NSCN)

The typical value is calculated with the following configuration:

$$I_{\text{ext}} = 6 \,\mu\text{A}$$
 (EXTCHRG = 2), PS = 128, NSCN = 2,  $I_{\text{ref}} = 16 \,\mu\text{A}$  (REFCHRG = 7),  $C_{\text{ref}} = 1.0 \,\text{pF}$ 

The minimum value is calculated with the following configuration:

$$I_{\text{ext}} = 2 \,\mu\text{A}$$
 (EXTCHRG = 0), PS = 128, NSCN = 32,  $I_{\text{ref}} = 32 \,\mu\text{A}$  (REFCHRG = 15),  $C_{\text{ref}} = 0.5 \,\text{pF}$ 

The highest possible sensitivity is the minimum value because it represents the smallest possible capacitance that can be measured by a single count.

- 12. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, EXTCHRG = 7.
- 13. REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

### 7 Dimensions

## 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to www.freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number				
144-pin LQFP	98ASS23177W				
144-pin MAPBGA	98ASA00222D				

### 8 Pinout

### 8.1 Pins with active pull control after reset

The following pins are actively pulled up or down after reset:

K60 Sub-Family Data Sheet, Rev. 4, 10/2012.

144 LQFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
14	G4	PTE11	ADC3_SE16	ADC3_SE16	PTE11		UART5_RTS_	I2S0_TX_FS		FTM3_CH6		
15	G3	PTE12	ADC3_SE17	ADC3_SE17	PTE12			I2S0_TX_ BCLK		FTM3_CH7		
16	E6	VDD	VDD	VDD								
17	F7	VSS	VSS	VSS								
18	H3	VSS	VSS	VSS								
19	H1	USB0_DP	USB0_DP	USB0_DP								
20	H2	USB0_DM	USB0_DM	USB0_DM								
21	G1	VOUT33	VOUT33	VOUT33								
22	G2	VREGIN	VREGIN	VREGIN								
23	J1	PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1	PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1	PGA2_DP/ ADC2_DP0/ ADC3_DP3/ ADC0_DP1								
24	J2	PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1	PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1	PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1								
25	K1	PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1	PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1	PGA3_DP/ ADC3_DP0/ ADC2_DP3/ ADC1_DP1								
26	K2	PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1	PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1	PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1								
27	L1	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DP/ ADC0_DP0/ ADC1_DP3								
28	L2	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3	PGA0_DM/ ADC0_DM0/ ADC1_DM3								
29	M1	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DP/ ADC1_DP0/ ADC0_DP3								
30	M2	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3	PGA1_DM/ ADC1_DM0/ ADC0_DM3								
31	H5	VDDA	VDDA	VDDA								
32	G5	VREFH	VREFH	VREFH								
33	G6	VREFL	VREFL	VREFL								
34	H6	VSSA	VSSA	VSSA								
35	K3	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	ADC1_SE16/ CMP2_IN2/ ADC0_SE22								

#### **Pinout**

144 LQFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
132	A3	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI0_PCS2	UARTO_CTS_ b/ UARTO_COL_ b	FTM0_CH5	FB_AD1/ NFC_DATA0	EWM_OUT_b		
133	A2	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI0_PCS3	UARTO_RX	FTM0_CH6	FB_AD0	FTM0_FLT0		
134	M10	VSS	VSS	VSS								
135	F8	VDD	VDD	VDD								
136	A1	PTD7	DISABLED		PTD7	CMT_IRO	UARTO_TX	FTM0_CH7		FTM0_FLT1		
137	C9	PTD8	DISABLED		PTD8	I2C0_SCL	UART5_RX			FB_A16/ NFC_CLE		
138	В9	PTD9	DISABLED		PTD9	I2C0_SDA	UART5_TX			FB_A17/ NFC_ALE		
139	В3	PTD10	DISABLED		PTD10		UART5_RTS_ b			FB_A18/ NFC_RE		
140	B2	PTD11	DISABLED		PTD11	SPI2_PCS0	UART5_CTS_ b	SDHC0_ CLKIN		FB_A19		
141	B1	PTD12	DISABLED		PTD12	SPI2_SCK	FTM3_FLT0	SDHC0_D4		FB_A20		
142	C3	PTD13	DISABLED		PTD13	SPI2_SOUT		SDHC0_D5		FB_A21		
143	C2	PTD14	DISABLED		PTD14	SPI2_SIN		SDHC0_D6		FB_A22		
144	C1	PTD15	DISABLED		PTD15	SPI2_PCS1		SDHC0_D7		FB_A23		

### 8.3 K60 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.