



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	147456
Number of I/O	300
Number of Gates	1000000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a3p1000-fgg484m">https://www.e-xfl.com/product-detail/microchip-technology/a3p1000-fgg484m</a>

## Military ProASIC3/EL Ordering Information

A3P1000	-	1	FG	G	144	Y	M	Application (Temperature Range) M = Military (-55°C to 125°C Junction Temperature)
								Security Feature Y = Device Includes License to Implement IP Based on the Cryptography Research, Inc. (CRI) Patent Portfolio
								Package Lead Count
								Lead-Free Packaging Blank = Standard Packaging G = RoHS-Compliant (Green) Packaging
								Package Type VQ = Very Thin Quad Flat Pack (0.5 mm pitch) FG = Fine Pitch Ball Grid Array (1.0 mm pitch) PQ = Plastic Quad Flat Pack (0.5 mm pitch)
								Speed Grade Blank = Standard 1 = 15% Faster than Standard 2 = 25% Faster than Standard
								Note: Speed Grade -2 is available only for A3P1000 device in FG256 and FG484 packages
								Part Number
<b>Military ProASIC3/EL Devices</b>								
A3P250 = 250,000 System Gates								
A3PE600L = 600,000 System Gates								
A3P1000 = 1,000,000 System Gates								
A3PE3000L = 3,000,000 System Gates								
<b>Military ProASIC3/EL Devices with ARM Cortex-M1</b>								
M1A3P1000 = 1,000,000 System Gates								
M1A3PE3000L = 3,000,000 System Gates								



## Temperature Grade Offerings

Package	A3P250	A3PE600L	A3P1000	A3PE3000L
<b>ARM Cortex-M1 Devices</b>			<b>M1A3P1000</b>	<b>M1A3PE3000L</b>
VQ100	M	-	-	-
PQ208	-	-	M	-
FG144	-	-	M	-
FG256	-	-	M	-
FG484	-	M	M	M
FG896	-	-	-	M

*Note:* M = Military temperature range: -55°C to 125°C junction temperature

## User Nonvolatile FlashROM

Military ProASIC3/EL devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- Internet protocol addressing (wireless or fixed)
- System calibration settings
- Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- Secure key storage for secure communications algorithms
- Asset management/tracking
- Date stamping
- Version management

FlashROM is written using the standard military ProASIC3/EL IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and on-chip AES decryption can be used selectively to securely load data over public networks, as in security keys stored in the FlashROM for a user design.

FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can only be programmed from the JTAG interface and cannot be programmed from the internal logic array.

FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.

Microsemi military ProASIC3/EL development software solutions, Libero SoC has extensive support for the FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature allows the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using the Libero SoC software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

## SRAM and FIFO

Military ProASIC3/EL devices have embedded SRAM blocks along their north and south sides. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are  $256 \times 18$ ,  $512 \times 9$ ,  $1k \times 4$ ,  $2k \times 2$ , and  $4k \times 1$  bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro.

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

## PLL and CCC

Military ProASIC3 devices provide designers with flexible clock conditioning circuit (CCC) capabilities. Each member of the military ProASIC3 family contains six CCCs, located at the four corners and the centers of the east and west sides. One CCC (center west side) has a PLL. All six CCC blocks are usable; the four corner CCCs and the east CCC allow simple clock delay operations as well as clock spine access.

Military ProASIC3EL devices also contain six CCCs; however, all six are equipped with a PLL.

The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs located near the CCC that have dedicated connections to the CCC block.

### 1.2 V Core Operating Voltage

**Table 2-31 • Summary of I/O Timing Characteristics—Software Default Settings**  
**-1 Speed Grade, Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst Case VCC = 1.14 V, Worst Case VCCI**  
**Applicable to Pro I/Os for A3PE600L and A3PE3000L Only**

Standard	Drive Strength (mA)	Equivalent Software Default Drive Strength Option <sup>1</sup>	Slew Rate	Capacitive Load (pF) <sup>2</sup>	External Resistor ( $\Omega$ )	$t_{DOUT}$ (ns)	$t_{DP}$ (ns)	$t_{DIN}$ (ns)	$t_{PY}$ (ns)	$t_{PYS}$ (ns)	$t_{EOUT}$ (ns)	$t_{ZL}$ (ns)	$t_{ZH}$ (ns)	$t_{HZ}$ (ns)	$t_{ZLS}$ (ns)	$t_{ZHS}$ (ns)	
3.3 V LVTTI / 3.3 V LVCMOS	12 mA	12 mA	High	5	—	0.68	2.09	0.05	1.49	2.03	0.44	2.12	1.56	2.76	3.06	3.99	3.43
3.3 V LVCMOS Wide Range <sup>3</sup>	100 $\mu$ A	12 mA	High	5	—	0.68	3.01	0.04	1.86	2.69	0.44	3.01	2.22	4.03	4.42	4.89	4.09
2.5 V LVCMOS	12 mA	12 mA	High	5	—	0.68	2.12	0.04	1.73	2.17	0.44	2.15	1.74	2.84	2.95	4.03	3.62
1.8 V LVCMOS	12 mA	12 mA	High	5	—	0.68	2.36	0.05	1.70	2.40	0.44	2.40	1.94	3.16	3.58	4.27	3.81
1.5 V LVCMOS	12 mA	12 mA	High	5	—	0.68	2.71	0.04	1.86	2.61	0.44	2.76	2.24	3.34	3.69	4.63	4.12
1.2 V LVCMOS	2 mA	2 mA	High	5	—	0.68	4.39	0.04	2.25	3.19	0.44	4.24	3.74	4.34	4.09	6.11	5.61
1.2 V LVCOMS Wide Range <sup>4</sup>	100 $\mu$ A	2 mA	High	5	—	0.68	4.39	0.04	2.25	3.19	0.44	4.24	3.74	4.34	4.09	6.11	5.61
3.3 V PCI	Per PCI spec	—	High	10	25 <sup>5</sup>	0.68	2.37	0.04	2.31	3.13	0.44	2.40	1.68	2.77	3.06	4.28	3.56
3.3 V PCI-X	Per PCI-X spec	—	High	10	25 <sup>5</sup>	0.68	2.37	0.04	2.31	3.13	0.44	2.40	1.68	2.77	3.06	4.28	3.56
3.3 V GTL	20 mA <sup>6</sup>	20 mA <sup>6</sup>	High	10	25	0.68	1.75	0.05	1.99	—	0.44	1.71	1.75	—	—	3.59	3.62
2.5 V GTL	20 mA <sup>6</sup>	20 mA <sup>6</sup>	High	10	25	0.68	1.79	0.05	1.93	—	0.44	1.82	1.79	—	—	3.70	3.67
3.3 V GTL+	35 mA	35 mA	High	10	25	0.68	1.74	0.05	1.99	—	0.44	1.76	1.73	—	—	3.64	3.61
2.5 V GTL+	33 mA	33 mA	High	10	25	0.68	1.86	0.05	1.93	—	0.44	1.89	1.77	—	—	3.77	3.64
HSTL (I)	8 mA	8 mA	High	20	25	0.68	2.68	0.05	2.34	—	0.44	2.73	2.65	—	—	4.60	4.52
HSTL (II)	15 mA <sup>6</sup>	15 mA <sup>6</sup>	High	20	50	0.68	2.55	0.05	2.34	—	0.44	2.59	2.28	—	—	4.47	4.16
SSTL2 (I)	15 mA	15 mA	High	30	25	0.68	1.80	0.05	1.78	—	0.44	1.82	1.55	—	—	1.82	1.55
SSTL2 (II)	15 mA	15 mA	High	30	50	0.68	1.83	0.05	1.78	—	0.44	1.86	1.49	—	—	1.86	1.49
SSTL3 (I)	14 mA	14 mA	High	30	25	0.68	1.95	0.05	1.71	—	0.44	1.98	1.55	—	—	1.98	1.55
SSTL3 (II)	21 mA	21 mA	High	30	50	0.68	1.75	0.05	1.71	—	0.44	1.77	1.41	—	—	1.77	1.41
LVDS	24 mA	—	High	—	—	0.68	1.59	0.05	2.11	—	—	—	—	—	—	—	
LVPECL	24 mA	—	High	—	—	0.68	1.51	0.05	1.84	—	—	—	—	—	—	—	

**Notes:**

1. Note that 1.2 V LVCMOS and 3.3 V LVCMOS wide range are applicable to 100  $\mu$ A drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
2. Output delays provided in this table were extracted with an output load indicated in the Capacitive Load column. For a specific output load, refer to Designer software.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
4. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.
5. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-14 on page 2-71 for connectivity. This resistor is not required during normal operation.
6. Output drive strength is below JEDEC specification.
7. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

**Table 2-54 • 3.3 V LVTTL / 3.3 V LVC MOS Low Slew**

**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V**  
**Applicable to Advanced I/O Banks**

Drive Strength	Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
4 mA	Std.	0.63	6.25	0.05	1.12	0.45	6.37	5.29	2.91	2.70	8.83	7.75	ns
	-1	0.54	5.32	0.04	0.95	0.39	5.42	4.50	2.47	2.30	7.51	6.59	ns
6 mA	Std.	0.63	5.25	0.05	1.12	0.45	5.35	4.58	3.28	3.34	7.81	7.04	ns
	-1	0.54	4.47	0.04	0.95	0.39	4.55	3.90	2.79	2.85	6.65	5.99	ns
8 mA	Std.	0.63	5.25	0.05	1.12	0.45	5.35	4.58	3.28	3.34	7.81	7.04	ns
	-1	0.54	4.47	0.04	0.95	0.39	4.55	3.90	2.79	2.85	6.65	5.99	ns
12 mA	Std.	0.63	4.50	0.05	1.12	0.45	4.59	4.05	3.53	3.76	7.05	6.51	ns
	-1	0.54	3.83	0.04	0.95	0.39	3.90	3.45	3.00	3.20	5.99	5.54	ns
16 mA	Std.	0.63	4.27	0.05	1.12	0.45	4.35	3.93	3.58	3.86	6.81	6.39	ns
	-1	0.54	3.63	0.04	0.95	0.39	3.70	3.34	3.05	3.29	5.79	5.43	ns
24 mA	Std.	0.63	4.14	0.05	1.12	0.45	4.22	3.97	3.65	4.27	6.68	6.43	ns
	-1	0.54	3.53	0.04	0.95	0.39	3.59	3.38	3.10	3.63	5.68	5.47	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

**Table 2-55 • 3.3 V LVTTL / 3.3 V LVC MOS High Slew**

**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V**  
**Applicable to Advanced I/O Banks**

Drive Strength	Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
4 mA	Std.	0.63	3.55	0.05	1.12	0.45	3.62	2.79	2.91	2.87	6.07	5.25	ns
	-1	0.54	3.02	0.04	0.95	0.39	3.08	2.37	2.48	2.44	5.17	4.46	ns
6 mA	Std.	0.63	2.95	0.05	1.12	0.45	3.00	2.25	3.28	3.52	5.46	4.71	ns
	-1	0.54	2.51	0.04	0.95	0.39	2.55	1.91	2.79	3.00	4.65	4.01	ns
8 mA	Std.	0.63	2.95	0.05	1.12	0.45	3.00	2.25	3.28	3.52	5.46	4.71	ns
	-1	0.54	2.51	0.04	0.95	0.39	2.55	1.91	2.79	3.00	4.65	4.01	ns
12 mA	Std.	0.63	2.64	0.05	1.12	0.45	2.68	1.99	3.53	3.94	5.14	4.45	ns
	-1	0.54	2.24	0.04	0.95	0.39	2.28	1.70	3.00	3.35	4.38	3.79	ns
16 mA	Std.	0.63	2.58	0.05	1.12	0.45	2.63	1.95	3.59	4.05	5.09	4.41	ns
	-1	0.54	2.20	0.04	0.95	0.39	2.24	1.66	3.05	3.44	4.33	3.75	ns
24 mA	Std.	0.63	2.61	0.05	1.12	0.45	2.66	1.89	3.66	4.46	5.12	4.35	ns
	-1	0.54	2.22	0.04	0.95	0.39	2.26	1.61	3.11	3.80	4.35	3.70	ns

*Notes:*

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

**Table 2-68 • 3.3 V LVC MOS Wide Range Low Slew**

Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V  
Applicable to Standard Plus I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option <sup>1</sup>	Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
100 $\mu\text{A}$	4 mA	Std.	0.63	8.71	0.05	1.67	0.45	8.71	7.25	3.87	3.76	12.45	10.99	ns
		-1	0.54	7.41	0.04	1.42	0.39	7.41	6.17	3.29	3.19	10.59	9.35	ns
100 $\mu\text{A}$	6 mA	Std.	0.63	7.17	0.05	1.67	0.45	7.17	6.31	4.39	4.66	10.91	10.04	ns
		-1	0.54	6.10	0.04	1.42	0.39	6.10	5.37	3.73	3.96	9.28	8.54	ns
100 $\mu\text{A}$	8 mA	Std.	0.63	7.17	0.05	1.67	0.45	7.17	6.31	4.39	4.66	10.91	10.04	ns
		-1	0.54	6.10	0.04	1.42	0.39	6.10	5.37	3.73	3.96	9.28	8.54	ns
100 $\mu\text{A}$	12 mA	Std.	0.63	6.09	0.05	1.67	0.45	6.09	5.57	4.75	5.24	9.83	9.31	ns
		-1	0.54	5.18	0.04	1.42	0.39	5.18	4.74	4.04	4.46	8.36	7.92	ns
100 $\mu\text{A}$	16 mA	Std.	0.63	6.09	0.05	1.67	0.45	6.09	5.57	4.75	5.24	9.83	9.31	ns
		-1	0.54	5.18	0.04	1.42	0.39	5.18	4.74	4.04	4.46	8.36	7.92	ns

**Notes:**

1. Note that 3.3 V LVC MOS wide range is applicable to 100  $\mu\text{A}$  drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges ONLY.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

**Table 2-69 • 3.3 V LVC MOS Wide Range High Slew**

Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V  
Applicable to Standard Plus I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option <sup>1</sup>	Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
100 $\mu\text{A}$	4 mA	Std.	0.63	4.75	0.05	1.67	0.45	4.75	3.73	3.87	3.97	8.48	7.46	ns
		-1	0.54	4.04	0.04	1.42	0.39	4.04	3.17	3.29	3.38	7.21	6.35	ns
100 $\mu\text{A}$	6 mA	Std.	0.63	3.87	0.05	1.67	0.45	3.87	2.98	4.38	4.89	7.61	6.72	ns
		-1	0.54	3.30	0.04	1.42	0.39	3.30	2.54	3.73	4.16	6.47	5.72	ns
100 $\mu\text{A}$	8 mA	Std.	0.63	3.87	0.05	1.67	0.45	3.87	2.98	4.38	4.89	7.61	6.72	ns
		-1	0.54	3.30	0.04	1.42	0.39	3.30	2.54	3.73	4.16	6.47	5.72	ns
100 $\mu\text{A}$	12 mA	Std.	0.63	3.46	0.05	1.67	0.45	3.46	2.61	4.74	5.48	7.19	6.35	ns
		-1	0.54	2.94	0.04	1.42	0.3	2.94	2.22	4.03	4.66	6.12	5.40	ns
100 $\mu\text{A}$	16 mA	Std.	0.63	3.46	0.05	1.67	0.45	3.46	2.61	4.74	5.48	7.19	6.35	ns
		-1	0.54	2.94	0.04	1.42	0.39	2.94	2.22	4.03	4.66	6.12	5.40	ns

**Notes:**


1. Note that 3.3 V LVC MOS wide range is applicable to 100  $\mu\text{A}$  drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

**Table 2-72 • Minimum and Maximum DC Input and Output Levels  
Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only**

2.5 V LVC MOS	VIL		VIH		VOL	VOH	I <sub>OL</sub>	I <sub>OH</sub>	I <sub>OSL</sub>	I <sub>OSH</sub>	I <sub>IL</sub> <sup>1</sup>	I <sub>IH</sub> <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	µA <sup>4</sup>	µA <sup>5</sup>
2 mA	-0.3	0.7	1.7	2.7	0.7	1.7	2	2	16	18	15	15
4 mA	-0.3	0.7	1.7	2.7	0.7	1.7	4	4	16	18	15	15
6 mA	-0.3	0.7	1.7	2.7	0.7	1.7	6	6	32	37	15	15
8 mA	-0.3	0.7	1.7	2.7	0.7	1.7	8	8	32	37	15	15
12 mA	-0.3	0.7	1.7	2.7	0.7	1.7	12	12	65	74	15	15

**Notes:**

1.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where  $-0.3 \text{ V} < V_{IN} < V_{IL}$ .
2.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges.
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 125°C junction temperature.
5. Software default selection highlighted in gray.



**Figure 2-9 • AC Loading**

**Table 2-73 • AC Waveforms, Measuring Points, and Capacitive Loads**

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (Typ) (V)	C <sub>LOAD</sub> (pF)
0	2.5	1.2	-	5

Note: \*Measuring point =  $V_{trip}$ . See Table 2-29 on page 2-25 for a complete table of trip points.

**1.5 V DC Core Voltage**
**Table 2-76 • 2.5 V LVC MOS Low Slew**

 Military-Case Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{CC} = 1.425 \text{ V}$ , Worst-Case  $V_{CCI} = 2.3 \text{ V}$ 

Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{PYS}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
4 mA	Std.	0.61	6.73	0.04	1.75	2.26	0.40	6.83	5.71	2.54	1.99	8.30	7.18	ns
	-1	0.52	5.73	0.03	1.49	1.93	0.34	5.81	4.86	2.16	1.69	7.06	6.10	ns
8 mA	Std.	0.61	5.48	0.04	1.75	2.26	0.40	5.56	4.82	2.92	2.71	7.02	6.29	ns
	-1	0.52	4.66	0.03	1.49	1.93	0.34	4.73	4.10	2.48	2.30	5.98	5.35	ns
12 mA	Std.	0.61	4.59	0.04	1.75	2.26	0.40	4.65	4.18	3.18	3.18	6.12	5.65	ns
	-1	0.52	3.91	0.03	1.49	1.93	0.34	3.96	3.56	2.71	2.70	5.20	4.80	ns
16 mA	Std.	0.61	4.32	0.04	1.75	2.26	0.40	4.38	4.04	3.24	3.31	5.84	5.51	ns
	-1	0.52	3.68	0.03	1.49	1.93	0.34	3.72	3.44	2.75	2.81	4.97	4.69	ns
24 mA	Std.	0.61	4.20	0.04	1.75	2.26	0.40	4.26	4.06	3.31	3.76	5.72	5.52	ns
	-1	0.52	3.58	0.03	1.49	1.93	0.34	3.62	3.45	2.82	3.20	4.87	4.70	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-77 • 2.5 V LVC MOS High Slew**

 Military-Case Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{CC} = 1.425 \text{ V}$ , Worst-Case  $V_{CCI} = 2.3 \text{ V}$ 

Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{PYS}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
4 mA	Std.	0.61	3.37	0.04	1.75	2.26	0.40	3.41	3.01	2.54	2.08	4.87	4.48	ns
	-1	0.52	2.87	0.03	1.49	1.93	0.34	2.90	2.56	2.16	1.77	4.14	3.81	ns
8 mA	Std.	0.61	2.74	0.04	1.75	2.26	0.40	2.76	2.29	2.92	2.82	4.23	3.75	ns
	-1	0.52	2.33	0.03	1.49	1.93	0.34	2.35	1.95	2.48	2.40	3.60	3.19	ns
12 mA	Std.	0.61	2.36	0.04	1.75	2.26	0.40	2.38	1.93	3.18	3.27	3.84	3.40	ns
	-1	0.52	2.01	0.03	1.49	1.93	0.34	2.02	1.65	2.71	2.78	3.27	2.89	ns
16 mA	Std.	0.61	2.29	0.04	1.75	2.26	0.40	2.31	1.87	3.24	3.40	3.77	3.33	ns
	-1	0.52	1.95	0.03	1.49	1.93	0.34	1.96	1.59	2.75	2.89	3.21	2.84	ns
24 mA	Std.	0.61	2.31	0.04	1.75	2.26	0.40	2.32	1.78	3.31	3.89	3.79	3.25	ns
	-1	0.52	1.96	0.03	1.49	1.93	0.34	1.98	1.52	2.82	3.31	3.22	2.76	ns

*Notes:*

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-102 • 1.5 V LVC MOS Low Slew**

**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V**  
**Applicable to Advanced I/O Banks**

Drive Strength	Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
2 mA	Std.	0.63	9.78	0.05	1.44	0.45	9.96	8.57	3.74	2.91	12.42	11.03	ns
	-1	0.54	8.32	0.04	1.23	0.39	8.47	7.29	3.18	2.47	10.56	9.38	ns
4 mA	Std.	0.63	8.44	0.05	1.44	0.45	8.60	7.59	4.12	3.60	11.06	10.05	ns
	-1	0.54	7.18	0.04	1.23	0.39	7.32	6.46	3.51	3.06	9.41	8.55	ns
6 mA	Std.	0.63	7.95	0.05	1.44	0.45	8.10	7.39	4.21	3.78	10.56	9.85	ns
	-1	0.54	6.77	0.04	1.23	0.39	6.89	6.29	3.58	3.21	8.98	8.38	ns
8 mA	Std.	0.63	7.84	0.05	1.44	0.45	7.98	7.47	4.35	4.45	10.44	9.92	ns
	-1	0.54	6.67	0.04	1.23	0.39	6.79	6.35	3.70	3.79	8.88	8.44	ns
12 mA	Std.	0.63	7.84	0.05	1.44	0.45	7.98	7.47	4.35	4.45	10.44	9.92	ns
	-1	0.54	6.67	0.04	1.23	0.39	6.79	6.35	3.70	3.79	8.88	8.44	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

**Table 2-103 • 1.5 V LVC MOS High Slew**

**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V**  
**Applicable to Advanced I/O Banks**

Drive Strength	Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
2 mA	Std.	0.63	3.98	0.05	1.58	0.45	4.06	3.80	3.73	3.04	6.52	6.26	ns
	-1	0.54	3.39	0.04	1.35	0.39	3.45	3.23	3.17	2.59	5.54	5.32	ns
4 mA	Std.	0.63	3.47	0.05	1.58	0.45	3.53	3.15	4.11	3.74	5.99	5.61	ns
	-1	0.54	2.95	0.04	1.35	0.39	3.01	2.68	3.50	3.18	5.10	4.77	ns
6 mA	Std.	0.63	3.37	0.05	1.58	0.45	3.43	3.02	4.20	3.92	5.89	5.48	ns
	-1	0.54	2.87	0.04	1.35	0.39	2.92	2.57	3.57	3.33	5.01	4.66	ns
8 mA	Std.	0.63	3.35	0.05	1.58	0.45	3.41	2.88	4.34	4.62	5.87	5.34	ns
	-1	0.54	2.85	0.04	1.35	0.39	2.90	2.45	3.69	3.93	4.99	4.55	ns
12 mA	Std.	0.63	3.35	0.05	1.58	0.45	3.41	2.88	4.34	4.62	5.87	5.34	ns
	-1	0.54	2.85	0.04	1.35	0.39	2.90	2.45	3.69	3.93	4.99	4.55	ns

*Notes:*

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

**Table 2-123 • 3.3 V GTL**

 Military-Case Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{CC} = 1.425 \text{ V}$ ,

 Worst-Case  $V_{CCI} = 3.0 \text{ V}$ ,  $V_{REF} = 0.8 \text{ V}$ 

Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
Std.	0.61	1.97	0.04	2.11	0.40	1.86	1.97	—	—	3.32	3.43	ns
-1	0.52	1.68	0.03	1.79	0.34	1.58	1.68	—	—	2.83	2.92	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

### Timing Characteristics

**Table 2-175 • Output Data Register Propagation Delays**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{OCLKQ}$	Clock-to-Q of the Output Data Register	0.81	0.96	ns
$t_{OSUD}$	Data Setup Time for the Output Data Register	0.43	0.51	ns
$t_{OHD}$	Data Hold Time for the Output Data Register	0.00	0.00	ns
$t_{OSUE}$	Enable Setup Time for the Output Data Register	0.61	0.71	ns
$t_{OHE}$	Enable Hold Time for the Output Data Register	0.00	0.00	ns
$t_{OCLR2Q}$	Asynchronous Clear-to-Q of the Output Data Register	1.11	1.31	ns
$t_{OPRE2Q}$	Asynchronous Preset-to-Q of the Output Data Register	1.11	1.31	ns
$t_{OREMCLR}$	Asynchronous Clear Removal Time for the Output Data Register	0.00	0.00	ns
$t_{ORECCLR}$	Asynchronous Clear Recovery Time for the Output Data Register	0.31	0.36	ns
$t_{OREMPRE}$	Asynchronous Preset Removal Time for the Output Data Register	0.00	0.00	ns
$t_{ORECPRE}$	Asynchronous Preset Recovery Time for the Output Data Register	0.31	0.36	ns
$t_{OWCLR}$	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.19	0.22	ns
$t_{OWPRE}$	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.19	0.22	ns
$t_{OCKMPWH}$	Clock Minimum Pulse Width HIGH for the Output Data Register	0.31	0.36	ns
$t_{OCKMPWL}$	Clock Minimum Pulse Width LOW for the Output Data Register	0.28	0.32	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-176 • Output Data Register Propagation Delays**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , VCC = 1.425 V for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{OCLKQ}$	Clock-to-Q of the Output Data Register	0.62	0.73	ns
$t_{OSUD}$	Data Setup Time for the Output Data Register	0.33	0.39	ns
$t_{OHD}$	Data Hold Time for the Output Data Register	0.00	0.00	ns
$t_{OSUE}$	Enable Setup Time for the Output Data Register	0.46	0.55	ns
$t_{OHE}$	Enable Hold Time for the Output Data Register	0.00	0.00	ns
$t_{OCLR2Q}$	Asynchronous Clear-to-Q of the Output Data Register	0.85	1.00	ns
$t_{OPRE2Q}$	Asynchronous Preset-to-Q of the Output Data Register	0.85	1.00	ns
$t_{OREMCLR}$	Asynchronous Clear Removal Time for the Output Data Register	0.00	0.00	ns
$t_{ORECCLR}$	Asynchronous Clear Recovery Time for the Output Data Register	0.24	0.28	ns
$t_{OREMPRE}$	Asynchronous Preset Removal Time for the Output Data Register	0.00	0.00	ns
$t_{ORECPRE}$	Asynchronous Preset Recovery Time for the Output Data Register	0.24	0.28	ns
$t_{OWCLR}$	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.19	0.22	ns
$t_{OWPRE}$	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.19	0.22	ns
$t_{OCKMPWH}$	Clock Minimum Pulse Width HIGH for the Output Data Register	0.31	0.36	ns
$t_{OCKMPWL}$	Clock Minimum Pulse Width LOW for the Output Data Register	0.28	0.32	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-177 • Output Data Register Propagation Delays**


 Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V for A3P250 and A3P1000

Parameter	Description	-1	Std.	Units
$t_{OCLKQ}$	Clock-to-Q of the Output Data Register	0.71	0.83	ns
$t_{OSUD}$	Data Setup Time for the Output Data Register	0.38	0.44	ns
$t_{OHD}$	Data Hold Time for the Output Data Register	0.00	0.00	ns
$t_{OSUE}$	Enable Setup Time for the Output Data Register	0.53	0.62	ns
$t_{OHE}$	Enable Hold Time for the Output Data Register	0.00	0.00	ns
$t_{OCLR2Q}$	Asynchronous Clear-to-Q of the Output Data Register	0.97	1.14	ns
$t_{OPRE2Q}$	Asynchronous Preset-to-Q of the Output Data Register	0.97	1.14	ns
$t_{OREMCLR}$	Asynchronous Clear Removal Time for the Output Data Register	0.00	0.00	ns
$t_{ORECCLR}$	Asynchronous Clear Recovery Time for the Output Data Register	0.27	0.31	ns
$t_{OREMPRE}$	Asynchronous Preset Removal Time for the Output Data Register	0.00	0.00	ns
$t_{ORECPRE}$	Asynchronous Preset Recovery Time for the Output Data Register	0.27	0.31	ns
$t_{OWCLR}$	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.25	0.30	ns
$t_{OWPRE}$	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.25	0.30	ns
$t_{OCKMPWH}$	Clock Minimum Pulse Width HIGH for the Output Data Register	0.41	0.48	ns
$t_{OCKMPWL}$	Clock Minimum Pulse Width LOW for the Output Data Register	0.37	0.43	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

## **Output Enable Register**


---



**Figure 2-32 • Output Enable Register Timing Diagram**

## **Output DDR Module**


---



**Figure 2-35 • Output DDR Timing Model**

**Table 2-185 • Parameter Definitions**

Parameter Name	Parameter Definition	Measuring Nodes (from, to)
$t_{DDROCLKQ}$	Clock-to-Out	B, E
$t_{DDROCLR2Q}$	Asynchronous Clear-to-Out	C, E
$t_{DDROREMCLR}$	Clear Removal	C, B
$t_{DDRORECCR}$	Clear Recovery	C, B
$t_{DDROSUD1}$	Data Setup Data_F	A, B
$t_{DDROSUD2}$	Data Setup Data_R	D, B
$t_{DDROHD1}$	Data Hold Data_F	A, B
$t_{DDROHD2}$	Data Hold Data_R	D, B



**Figure 2-38 • Timing Model and Waveforms**

## Global Resource Characteristics

### A3P1000 Clock Tree Topology

Clock delays are device-specific. Figure 2-41 is an example of a global tree used for clock routing. The global tree presented in Figure 2-41 is driven by a CCC located on the west side of the A3P1000 device. It is used to drive all D-flip-flops in the device.




Figure 2-41 • Example of Global Tree Use in an A3P1000 Device for Clock Routing

**Table 2-212 • FIFO Worst Military-Case Conditions:  $T_J = 125^\circ\text{C}$ ,  $VCC = 1.425 \text{ V}$  for A3P250 (256x16)**

Parameter	Description	-1	Std.	Units
$t_{ENS}$	REN, WEN Setup Time	3.92	4.61	ns
$t_{ENH}$	REN, WEN Hold Time	0.00	0.00	ns
$t_{BKS}$	BLK Setup Time	1.66	1.95	ns
$t_{BKH}$	BLK Hold Time	0.00	0.00	ns
$t_{DS}$	Input Data (WD) Setup Time	0.22	0.26	ns
$t_{DH}$	Input Data (WD) Hold Time	0.00	0.00	ns
$t_{CKQ1}$	Clock HIGH to New Data Valid on RD (flow-through)	2.61	3.06	ns
$t_{CKQ2}$	Clock HIGH to New Data Valid on RD (pipelined)	1.14	1.34	ns
$t_{RCKEF}$	RCLK HIGH to Empty Flag Valid	2.07	2.43	ns
$t_{WCKFF}$	WCLK HIGH to Full Flag Valid	1.96	2.31	ns
$t_{CKAF}$	Clock HIGH to Almost Empty/Full Flag Valid	7.45	8.76	ns
$t_{RSTFG}$	RESET LOW to Empty/Full Flag Valid	2.04	2.40	ns
$t_{RSTAF}$	RESET LOW to Almost Empty/Full Flag Valid	7.38	8.67	ns
$t_{RSTBQ}$	RESET LOW to Data Out LOW on RD (flow-through)	1.11	1.31	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET Removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET Recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.26	0.30	ns
$t_{CYC}$	Clock Cycle Time	3.89	4.57	ns
$F_{MAX}$	Maximum Frequency for FIFO	257	219	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

**Table 2-214 • FIFO Worst Military-Case Conditions:  $T_J = 125^\circ\text{C}$ ,  $VCC = 1.425 \text{ V}$  for A3P250 (1k×4)**

Parameter	Description	-1	Std.	Units
$t_{ENS}$	REN, WEN Setup Time	4.88	5.73	ns
$t_{ENH}$	REN, WEN Hold Time	0.00	0.00	ns
$t_{BKS}$	BLK Setup Time	1.66	1.95	ns
$t_{BKH}$	BLK Hold Time	0.00	0.00	ns
$t_{DS}$	Input Data (WD) Setup Time	0.22	0.26	ns
$t_{DH}$	Input Data (WD) Hold Time	0.00	0.00	ns
$t_{CKQ1}$	Clock HIGH to New Data Valid on RD (flow-through)	2.84	3.33	ns
$t_{CKQ2}$	Clock HIGH to New Data Valid on RD (pipelined)	1.08	1.27	ns
$t_{RCKEF}$	RCLK HIGH to Empty Flag Valid	2.07	2.43	ns
$t_{WCKFF}$	WCLK HIGH to Full Flag Valid	1.96	2.31	ns
$t_{CKAF}$	Clock HIGH to Almost Empty/Full Flag Valid	7.45	8.76	ns
$t_{RSTFG}$	RESET LOW to Empty/Full Flag Valid	2.04	2.40	ns
$t_{RSTA}$	RESET LOW to Almost Empty/Full Flag Valid	7.38	8.67	ns
$t_{RSTBQ}$	RESET LOW to Data Out LOW on RD (flow-through)	1.11	1.31	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET Removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET Recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.26	0.30	ns
$t_{CYC}$	Clock Cycle Time	3.89	4.57	ns
$F_{MAX}$	Maximum Frequency for FIFO	257	219	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

**Table 2-216 • FIFO Worst Military-Case Conditions:  $T_J = 125^\circ\text{C}$ ,  $VCC = 1.425 \text{ V}$  for A3P250 (4kx1)**

Parameter	Description	-1	Std.	Units
$t_{ENS}$	REN, WEN Setup Time	5.85	6.87	ns
$t_{ENH}$	REN, WEN Hold Time	0.00	0.00	ns
$t_{BKS}$	BLK Setup Time	1.66	1.95	ns
$t_{BKH}$	BLK Hold Time	0.00	0.00	ns
$t_{DS}$	Input Data (WD) Setup Time	0.22	0.26	ns
$t_{DH}$	Input Data (WD) Hold Time	0.00	0.00	ns
$t_{CKQ1}$	Clock HIGH to New Data Valid on RD (flow-through)	2.84	3.33	ns
$t_{CKQ2}$	Clock HIGH to New Data Valid on RD (pipelined)	1.08	1.27	ns
$t_{RCKEF}$	RCLK HIGH to Empty Flag Valid	2.07	2.43	ns
$t_{WCKFF}$	WCLK HIGH to Full Flag Valid	1.96	2.31	ns
$t_{CKAF}$	Clock HIGH to Almost Empty/Full Flag Valid	7.45	8.76	ns
$t_{RSTFG}$	RESET LOW to Empty/Full Flag Valid	2.04	2.40	ns
$t_{RSTAF}$	RESET LOW to Almost Empty/Full Flag Valid	7.38	8.67	ns
$t_{RSTBQ}$	RESET LOW to Data Out LOW on RD (flow-through)	1.11	1.31	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET Removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET Recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.26	0.30	ns
$t_{CYC}$	Clock Cycle Time	3.89	4.57	ns
$F_{MAX}$	Maximum Frequency for FIFO	257	219	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

<b>PQ208</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
1	GND
2	GAA2/IO225PDB3
3	IO225NDB3
4	GAB2/IO224PDB3
5	IO224NDB3
6	GAC2/IO223PDB3
7	IO223NDB3
8	IO222PDB3
9	IO222NDB3
10	IO220PDB3
11	IO220NDB3
12	IO218PDB3
13	IO218NDB3
14	IO216PDB3
15	IO216NDB3
16	VCC
17	GND
18	VCCIB3
19	IO212PDB3
20	IO212NDB3
21	GFC1/IO209PDB3
22	GFC0/IO209NDB3
23	GFB1/IO208PDB3
24	GFB0/IO208NDB3
25	VCOMPLF
26	GFA0/IO207NPB3
27	VCCPLF
28	GFA1/IO207PPB3
29	GND
30	GFA2/IO206PDB3
31	IO206NDB3
32	GFB2/IO205PDB3
33	IO205NDB3
34	GFC2/IO204PDB3
35	IO204NDB3
36	VCC

<b>PQ208</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
37	IO199PDB3
38	IO199NDB3
39	IO197PSB3
40	VCCIB3
41	GND
42	IO191PDB3
43	IO191NDB3
44	GEC1/IO190PDB3
45	GEC0/IO190NDB3
46	GEB1/IO189PDB3
47	GEB0/IO189NDB3
48	GEA1/IO188PDB3
49	GEA0/IO188NDB3
50	VMV3
51	GNDQ
52	GND
53	VMV2
54	GEA2/IO187RSB2
55	GEB2/IO186RSB2
56	GEC2/IO185RSB2
57	IO184RSB2
58	IO183RSB2
59	IO182RSB2
60	IO181RSB2
61	IO180RSB2
62	VCCIB2
63	IO178RSB2
64	IO176RSB2
65	GND
66	IO174RSB2
67	IO172RSB2
68	IO170RSB2
69	IO168RSB2
70	IO166RSB2
71	VCC
72	VCCIB2

<b>PQ208</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
73	IO162RSB2
74	IO160RSB2
75	IO158RSB2
76	IO156RSB2
77	IO154RSB2
78	IO152RSB2
79	IO150RSB2
80	IO148RSB2
81	GND
82	IO143RSB2
83	IO141RSB2
84	IO139RSB2
85	IO137RSB2
86	IO135RSB2
87	IO133RSB2
88	VCC
89	VCCIB2
90	IO128RSB2
91	IO126RSB2
92	IO124RSB2
93	IO122RSB2
94	IO120RSB2
95	IO118RSB2
96	GDC2/IO116RSB2
97	GND
98	GDB2/IO115RSB2
99	GDA2/IO114RSB2
100	GNDQ
101	TCK
102	TDI
103	TMS
104	VMV2
105	GND
106	VPUMP
107	GNDQ
108	TDO

Revision	Changes	Page
Revision 1 (continued)	<p>The drive strength was changed from 25 mA to 20 mA for 3.3 V and 2.5 V GTL (SAR 31978). This affects the following tables:</p> <p><a href="#">Table 2-25 • Summary of Maximum and Minimum DC Input and Output Levels</a>  <a href="#">Table 2-31 • Summary of I/O Timing Characteristics—Software Default Settings (SAR 32394)</a>  <a href="#">Table 2-32 • Summary of I/O Timing Characteristics—Software Default Settings</a>  <a href="#">Table 2-36 • I/O Output Buffer Maximum Resistances<sup>1</sup> Applicable to Pro I/Os for A3PE600L and A3PE3000L Only</a>  <a href="#">Table 2-40 • I/O Short Currents IOSH/IOSL Applicable to Pro I/Os for A3PE600L and A3PE3000L Only</a>  <a href="#">Table 2-120 • Minimum and Maximum DC Input and Output Levels</a>  <a href="#">Table 2-124 • Minimum and Maximum DC Input and Output Levels</a></p> <p>The values in <a href="#">Table 2-39 • I/O Weak Pull-Up/Pull-Down Resistances</a> were revised (SAR 29793, 28061).</p> <p>The AC Loading diagrams in the "Single-Ended I/O Characteristics" section were updated to match summary of I/O timing tables in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section (SAR 32449).</p> <p>The tables in the "Voltage-Referenced I/O Characteristics" section and "Differential I/O Characteristics" section were updated with current values (SARs 29793, 32391, 32394).</p> <p>Two note references were added to <a href="#">Table 2-160 • Minimum and Maximum DC Input and Output Levels</a> to clarify the following notes: ±5% [VCCI] and differential input voltage = ±350 mV [VDIFF] (SAR 29428).</p> <p>The "Global Tree Timing Characteristics" section was updated.</p> <p><a href="#">Table 2-199 • A3P250 Global Resource</a> is new (SAR 30526).</p> <p>Available values were added or revised in the following tables (SAR 30698):</p> <p><a href="#">Table 2-195 • A3PE600L Global Resource</a>  <a href="#">Table 2-200 • A3P1000 Global Resource</a>  <a href="#">Table 2-197 • A3PE600L Global Resource</a></p> <p><a href="#">Table 2-201 • Military ProASIC3/EL CCC/PLL Specification</a> and <a href="#">Table 2-202 • Military ProASIC3/EL CCC/PLL Specification</a> were updated with current values (SAR 32521).</p> <p>The following figures were removed (SAR 29991):</p> <p><a href="#">Figure 2-49 • Write Access after Write onto Same Address</a>  <a href="#">Figure 2-50 • Read Access after Write onto Same Address</a>  <a href="#">Figure 2-51 • Write Access after Read onto Same Address</a></p> <p>The naming of the address collision parameters in the SRAM "Timing Characteristics" section was changed, and values were updated accordingly (SAR 29991).</p> <p>The values for <math>t_{CKQ1}</math> in <a href="#">Table 2-203 • RAM4K9</a>, <a href="#">Table 2-204 • RAM4K9</a>, and <a href="#">Table 2-205 • RAM4K9</a> were reversed with respect to WMODE and have been corrected (SAR 32343).</p> <p><a href="#">Table 2-212 • FIFO</a> through <a href="#">Table 2-216 • FIFO</a> are new (SAR 32394).</p> <p>Tables in the "Embedded FlashROM Characteristics" section were updated (SAR 32392).</p> <p>The "Pin Descriptions and Packaging" chapter was added (SAR 21642).</p> <p>Package names used in the "Package Pin Assignments" section were revised to match standards given in <a href="#">Package Mechanical Drawings</a> (SAR 27395).</p>	<p><a href="#">2-22</a>  <a href="#">2-26</a>  <a href="#">2-27</a>  <a href="#">2-30</a>  <a href="#">2-33</a>  <a href="#">2-73</a>  <a href="#">2-75</a></p> <p><a href="#">2-32</a></p> <p><a href="#">2-37</a></p> <p><a href="#">2-73</a>  <a href="#">2-85</a></p> <p><a href="#">2-86</a></p> <p><a href="#">2-120</a></p> <p><a href="#">2-123</a></p> <p>N/A</p> <p><a href="#">2-129</a></p> <p><a href="#">2-129</a>,  <a href="#">2-130</a>,  <a href="#">2-131</a></p> <p><a href="#">2-141</a>,  <a href="#">2-145</a></p> <p><a href="#">2-146</a></p> <p><a href="#">3-1</a></p> <p><a href="#">4-1</a></p>