

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	110592
Number of I/O	270
Number of Gates	600000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a3pe600l-1fg484m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1 – Military ProASIC3/EL Device Family Overview

General Description

The military ProASIC3/EL family of flash FPGAs dramatically reduces dynamic power consumption by 40% and static power by 50%. These power savings are coupled with performance, density, true single chip, 1.2 V to 1.5 V core and I/O operation, reprogrammability, and advanced features.

Microsemi's proven Flash*Freeze technology enables military ProASIC3EL device users to shut off dynamic power instantaneously and switch the device to static mode without the need to switch off clocks or power supplies, and retaining internal states of the device. This greatly simplifies power management. In addition, optimized software tools using power-driven layout provide instant push-button power reduction.

Nonvolatile flash technology gives military ProASIC3/EL devices the advantage of being a secure, low-power, single-chip solution that is live at power-up (LAPU). Military ProASIC3/EL devices offer dramatic dynamic power savings, giving FPGA users flexibility to combine low power with high performance.

These features enable designers to create high-density systems using existing ASIC or FPGA design flows and tools.

Military ProASIC3/EL devices offer 1 kbit of on-chip, reprogrammable, nonvolatile FlashROM storage as well as clock conditioning circuitry (CCC) based on an integrated phase-locked loop (PLL). Military ProASIC3/EL devices support devices from 250K system gates to 3 million system gates with up to 504 kbits of true dual-port SRAM and 620 user I/Os.

M1 military ProASIC3/EL devices support the high-performance, 32-bit Cortex-M1 processor developed by ARM for implementation in FPGAs. ARM Cortex-M1 is a soft processor that is fully implemented in the FPGA fabric. It has a three-stage pipeline that offers a good balance between low-power consumption and speed when implemented in an M1 military ProASIC3/EL device. The processor runs the ARMv6-M instruction set, has a configurable nested interrupt controller, and can be implemented with or without the debug block. ARM Cortex-M1 is available at no cost from Microsemi for use in M1 military ProASIC3/EL FPGAs.

The ARM-enabled devices have ordering numbers that begin with M1 and do not support AES decryption.

Flash*Freeze Technology[†]

Military ProASIC3EL devices offer Flash*Freeze technology, which allows instantaneous switching from an active state to a static state. When Flash*Freeze mode is activated, military ProASIC3EL devices enter a static state while retaining the contents of registers and SRAM. Power is conserved without the need for additional external components to turn off I/Os or clocks. Flash*Freeze technology is combined with in-system programmability, which enables users to quickly and easily upgrade and update their designs in the final stages of manufacturing or in the field. The ability of military ProASIC3EL devices to support a 1.2 V core voltage allows for an even greater reduction in power consumption, which enables low total system power.

When the military ProASIC3EL device enters Flash*Freeze mode, the device automatically shuts off the clocks and inputs to the FPGA core; when the device exits Flash*Freeze mode, all activity resumes and data is retained.

The availability of low-power modes, combined with a reprogrammable, single-chip, single-voltage solution, make military ProASIC3EL devices suitable for low-power data transfer and manipulation in military-temperature applications where available power may be limited (e.g., in battery-powered equipment); or where heat dissipation may be limited (e.g., in enclosures with no forced cooling).

[†] Flash*Freeze technology is not supported on A3P1000.



Table 2-3 • Flash Programming Limits – Retention, Storage and Operating Temperature¹

Product Grade	Programming Cycles	Program Retention (biased/unbiased)		Maximum Operating Junction Temperature T $_{\rm J}$ (°C) 2
Commercial	500	20 years	110	100
Industrial	500	20 years	110	100

Notes:

- 1. This is a stress rating only; functional operation at any condition other than those indicated is not implied.
- 2. These limits apply for program/data retention only. Refer to Table 2-1 on page 2-1 and Table 2-2 for device operating conditions and absolute limits.

Table 2-4 • Overshoot and Undershoot Limits¹

VCCI and VMV	Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle ²	Maximum Overshoot/ Undershoot (125°C) ²
2.7 V or less	10%	0.72 V
	5%	0.82 V
3 V	10%	0.72 V
	5%	0.82 V
3.3 V	10%	0.69 V
	5%	0.79 V
3.6 V	10%	N/A
	5%	N/A

Notes:

I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Military)

Sophisticated power-up management circuitry is designed into every ProASIC[®]3 device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-1 on page 2-4 and Figure 2-2 on page 2-5.

There are five regions to consider during power-up.

Military ProASIC3 I/Os are activated only if ALL of the following three conditions are met:

- 1. VCC and VCCI are above the minimum specified trip points (Figure 2-1 on page 2-4 and Figure 2-2 on page 2-5).
- 2. VCCI > VCC 0.75 V (typical)
- 3. Chip is in the operating mode.

VCCI Trip Point:

Ramping up: 0.6 V < trip_point_up < 1.2 V Ramping down: 0.5 V < trip_point_down < 1.1 V

VCC Trip Point:

Ramping up: 0.6 V < trip_point_up < 1.1 V Ramping down: 0.5 V < trip_point_down < 1 V

VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

During programming, I/Os become tristated and weakly pulled up to VCCI.

^{1.} The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.

^{2.} This table does not provide PCI overshoot/undershoot limits.



Table 2-26 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Military Conditions—Software Default Settings

Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only

		Equiv.			VIL	VIH		VOL	VOH	I_{OL}^2	l _{OH} ²
I/O Standard	Drive Strength	Software Default Drive Strength Option ¹		Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12
3.3 V LVCMOS Wide Range ^{1,3}	100 μΑ	12 mA	High	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	0.1	0.1
2.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.7	1.7	2.7	0.7	1.7	12	12
1.8 V LVCMOS	12 mA	12 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	12	12
1.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	12	12
3.3 V PCI	Per PCI specifications										
3.3 V PCI-X	Per PCI-X specifications										

Notes:

- 1. Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
- 2. Currents are measured at 125°C junction temperature.
- 3. Output slew rate can be extracted using the IBIS Models.
- 4. Output drive strength is below JEDEC specification.
- 5. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

Table 2-27 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Military Conditions—Software Default Settings
Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only

		Equiv.			VIL	VIH		VOL	VOH	I_{OL}^2	l _{OH} ²	
I/O Standard	Drive Strength	Software Default Drive Strength Option ¹		Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12	
3.3 V LVCMOS Wide Range ^{1,3}	100 μΑ	12 mA	High	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	0.1	0.1	
2.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.7	1.7	2.7	0.7	1.7	12	12	
1.8 V LVCMOS	8 mA	8 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	8	8	
1.5 V LVCMOS	4 mA	4 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	4	4	
3.3 V PCI		Per PCI specifications										
3.3 V PCI-X		Per PCI-X specifications										

Notes:

- 1. Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
- 2. Currents are measured at 125°C junction temperature.
- 3. Output slew rate can be extracted using the IBIS Models.
- 4. Output drive strength is below JEDEC specification.
- 5. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

1.2 V Core Operating Voltage

Table 2-31 • Summary of I/O Timing Characteristics—Software Default Settings -1 Speed Grade, Military-Case Conditions: T_{.J} = 125°C, Worst Case VCC = 1.14 V, Worst Case VCCI

Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

		_		Г													
Standard	Drive Strength (mA)	Equivalent Software Default Drive Strength Option ¹	Slew Rate	Capacitive Load (pF) ²	External Resistor (Ω)	t _{DOUT} (ns)	t _{DP} (ns)	t _{DIN} (ns)	t _{pY} (ns)	t _{PYS} (ns)	t _{EOUT} (ns)	t _{ZL} (ns)	t _{ZH} (ns)	t _{LZ} (ns)	t _{HZ} (ns)	t _{ZLS} (ns)	t _{ZHS} (ns)
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12 mA	High	5	-	0.68	2.09	0.05	1.49	2.03	0.44	2.12	1.56	2.76	3.06	3.99	3.43
3.3 V LVCMOS Wide Range ³	100 μΑ	12 mA	High	5	_	0.68	3.01	0.04	1.86	2.69	0.44	3.01	2.22	4.03	4.42	4.89	4.09
2.5 V LVCMOS	12 mA	12 mA	High	5	_	0.68	2.12	0.04	1.73	2.17	0.44	2.15	1.74	2.84	2.95	4.03	3.62
1.8 V LVCMOS	12 mA	12 mA	High	5	_	0.68	2.36	0.05	1.70	2.40	0.44	2.40	1.94	3.16	3.58	4.27	3.81
1.5 V LVCMOS	12 mA	12 mA	High	5	_	0.68	2.71	0.04	1.86	2.61	0.44	2.76	2.24	3.34	3.69	4.63	4.12
1.2 V LVCMOS	2 mA	2 mA	High	5	_	0.68	4.39	0.04	2.25	3.19	0.44	4.24	3.74	4.34	4.09	6.11	5.61
1.2 V LVCOMS Wide Range ⁴	100 μΑ	2 mA	High	5	-	0.68	4.39	0.04	2.25	3.19	0.44	4.24	3.74	4.34	4.09	6.11	5.61
3.3 V PCI	Per PCI spec	-	High	10	25 ⁵	0.68	2.37	0.04	2.31	3.13	0.44	2.40	1.68	2.77	3.06	4.28	3.56
3.3 V PCI-X	Per PCI-X spec	_	High	10	25 ⁵	0.68	2.37	0.04	2.31	3.13	0.44	2.40	1.68	2.77	3.06	4.28	3.56
3.3 V GTL	20 mA ⁶	20 mA ⁶	High	10	25	0.68	1.75	0.05	1.99	_	0.44	1.71	1.75	_	_	3.59	3.62
2.5 V GTL	20 mA ⁶	20 mA ⁶	High	10	25	0.68	1.79	0.05	1.93	_	0.44	1.82	1.79	-	-	3.70	3.67
3.3 V GTL+	35 mA	35 mA	High	10	25	0.68	1.74	0.05	1.99	_	0.44	1.76	1.73	-	_	3.64	3.61
2.5 V GTL+	33 mA	33 mA	High	10	25	0.68	1.86	0.05	1.93	-	0.44	1.89	1.77	ı	-	3.77	3.64
HSTL (I)	8 mA	8 mA	High	20	25	0.68	2.68	0.05		-	0.44	2.73	2.65	1	-	4.60	4.52
HSTL (II)	15 mA ⁶	15 mA ⁶	High	20	50	0.68	2.55	0.05		-		2.59		ı	-	4.47	4.16
SSTL2 (I)	15 mA	15 mA	High	30	25	0.68	1.80	0.05	1.78	-	0.44	1.82	1.55	ı	-	1.82	1.55
SSTL2 (II)	15 mA	15 mA	High	30	50	0.68	1.83			-	0.44	1.86		ı	-	1.86	1.49
SSTL3 (I)	14 mA	14 mA	High	30	25	0.68	1.95	0.05	1.71	-	0.44		1.55	-	_	1.98	1.55
SSTL3 (II)	21 mA	21 mA	High	30	50	0.68	1.75	0.05	1.71	-	0.44	1.77	1.41	-	_	1.77	1.41
LVDS	24 mA	_	High	_	_	0.68	1.59	0.05		-	_	_	_	_	_	_	_
LVPECL	24 mA	_	High	_	ı	0.68	1.51	0.05	1.84	-	_	_	_	_	_	_	

Notes:

- 1. Note that 1.2 V LVCMOS and 3.3 V LVCMOS wide range are applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
- 2. Output delays provided in this table were extracted with an output load indicated in the Capacitive Load column. For a specific output load, refer to Designer software.
- 3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
- 4. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.
- 5. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-14 on page 2-71 for connectivity. This resistor is not required during normal operation.
- 6. Output drive strength is below JEDEC specification.
- 7. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-26 Revision 5 For example, at 110°C, the short current condition would have to be sustained for more than three months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

Table 2-44 • Duration of Short Circuit Event before Failure

Temperature	Time before Failure
–50°C	> 20 years
-40°C	> 20 years
0°C	> 20 years
25°C	> 20 years
70°C	5 years
85°C	2 years
100°C	6 months
110°C	3 months
125°C	1 month

Table 2-45 • I/O Input Rise Time, Fall Time, and Related I/O Reliability

Input Buffer	Input Rise/Fall Time (min.)	Input Rise/Fall Time (max.)	Reliability
LVTTL/LVCMOS	No requirement	10 ns *	20 years (110°C)
LVDS/B-LVDS/ M-LVDS/LVPECL	No requirement	10 ns *	10 years (100°C)

Note: *The maximum input rise/fall time is related to the noise induced in the input buffer trace. If the noise is low, the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

2-36 Revision 5



Timing Characteristics

1.2 V DC Core Voltage

Table 2-74 • 2.5 V LVCMOS Low Slew
Military-Case Conditions: T_J = 125°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V
Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
4 mA	Std.	0.80	6.87	0.05	2.04	2.56	0.52	6.99	5.83	2.70	2.19	9.20	8.03	ns
	-1	0.68	5.84	0.05	1.73	2.17	0.44	5.95	4.96	2.29	1.86	7.82	6.83	ns
8 mA	Std.	0.80	5.62	0.05	2.04	2.56	0.52	5.72	4.94	3.08	2.90	7.92	7.14	ns
	-1	0.68	4.78	0.05	1.73	2.17	044	4.86	4.20	2.62	2.47	6.74	6.08	ns
12 mA	Std.	0.80	4.73	0.05	2.04	2.56	0.52	4.81	4.30	3.34	3.38	7.01	6.50	ns
	-1	0.68	4.02	0.05	1.73	2.17	0.44	4.09	3.65	2.84	2.87	5.97	5.53	ns
16 mA	Std.	0.80	4.46	0.05	2.04	2.56	0.52	4.53	4.16	3.39	3.50	6.74	6.36	ns
	-1	0.68	3.79	0.05	1.73	2.17	0.44	3.86	3.54	2.89	2.98	5.73	5.41	ns
24 mA	Std.	0.80	4.34	0.05	2.04	2.56	0.52	4.41	4.17	3.47	3.96	6.62	6.38	ns
	-1	0.68	3.69	0.05	1.73	2.17	0.44	3.75	3.55	2.95	3.96	5.63	5.43	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-75 • 2.5 V LVCMOS High Slew
Military-Case Conditions: T_J = 125°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V
Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
4 mA	Std.	0.80	3.51	0.05	2.04	2.56	0.52	3.56	3.13	2.70	2.27	5.77	5.33	ns
	-1	0.68	2.98	0.05	1.73	2.17	0.44	3.03	2.66	2.29	1.93	4.91	4.53	ns
8 mA	Std.	0.80	2.87	0.05	2.04	2.56	0.52	2.92	2.40	3.08	3.01	5.12	4.61	ns
	-1	0.68	2.44	0.05	1.73	2.17	0.44	2.48	2.05	2.62	2.56	4.36	3.92	ns
12 mA	Std.	0.80	2.50	0.05	2.04	2.56	0.52	2.53	2.05	3.34	3.47	4.74	4.25	ns
	-1	0.68	2.12	0.05	1.73	2.17	0.44	2.15	1.74	2.84	2.95	4.03	3.62	ns
16 mA	Std.	0.80	2.43	0.05	2.04	2.56	0.52	2.47	1.98	3.39	3.59	4.67	4.19	ns
	-1	0.68	2.07	0.05	1.73	2.17	0.44	2.10	1.69	2.89	3.06	3.97	3.56	ns
24 mA	Std.	0.80	2.44	0.05	2.04	2.56	0.52	2.48	1.90	3.47	4.08	4.68	4.10	ns
	-1	0.68	2.08	0.05	1.73	2.17	0.44	2.11	1.61	2.95	3.47	3.98	3.49	ns

Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Table 2-96 • Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks

1.5 V LVCMOS		VIL	VIH		VOL	VOH	l _{OL}	I _{OH}	I _{OSL}	I _{OSH}	I _L 1	l _{IH} ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μ Α ⁴	μ Α ⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	2	2	13	16	15	15
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	4	4	25	33	15	15

Notes:

- 1. I_{IL} is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 125°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-11 • AC Loading

Table 2-97 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (Typ) (V)	C _{LOAD} (pF)
0	1.5	0.75	_	5

Note: *Measuring point = $V_{trip.}$ See Table 2-29 on page 2-25 for a complete table of trip points.

2-62 Revision 5



Table 2-104 • 1.5 V LVCMOS Low Slew
Military-Case Conditions: T_J = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V
Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
2 mA	Std.	0.63	8.94	0.05	1.43	0.45	9.11	7.80	2.99	2.67	11.57	10.26	ns
	-1	0.54	7.61	0.04	1.21	0.39	7.75	6.64	2.54	2.27	9.84	8.73	ns
4 mA	Std.	0.63	7.68	0.05	1.43	0.45	7.83	6.91	3.34	3.30	10.29	9.37	ns
	– 1	0.54	6.54	0.04	1.21	0.39	6.66	5.88	2.84	2.80	8.75	7.97	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

Table 2-105 • 1.5 V LVCMOS High Slew
Military-Case Conditions: T_J = 125°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V
Applicable to Standard Plus I/O Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
2 mA	Std.	0.63	3.55	0.05	1.56	0.45	3.61	3.22	2.98	2.80	6.07	5.68	ns
	-1	0.54	3.02	0.04	1.33	0.39	3.07	2.74	2.54	2.39	5.16	4.83	ns
4 mA	Std.	0.63	3.09	0.05	1.56	0.45	3.14	2.62	3.34	3.44	5.60	5.08	ns
	– 1	0.54	2.62	0.04	1.33	0.39	2.67	2.23	2.84	2.93	4.77	4.32	ns

Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

2-66 Revision 5



Table 2-151 • SSTL2 Class II

Military-Case Conditions: $T_J = 125^{\circ}C$, VCC = 1.425 V, Worst-Case VCCI = 2.3 V, VREF = 1.25 V

Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.61	2.02	0.04	1.85	0.40	2.03	1.64	-	-	2.03	1.64	ns
-1	0.52	1.72	0.03	1.58	0.34	1.73	1.39	_	-	1.73	1.39	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

SSTL3 Class I

Stub-Speed Terminated Logic for 3.3 V memory bus standard (JESD8-8). Military ProASIC3E devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

Table 2-152 • Minimum and Maximum DC Input and Output Levels

SSTL3 Class I		VIL	V _{IH}		VOL	VOH	I_{OL}	I_{OH}	I _{OSL}	I _{OSH}	$I_{ L}^1$	I_{IH}^2
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μ Α ⁴	μ Α ⁴
14 mA	-0.3	VREF - 0.2	VREF + 0.2	3.6	0.7	VCCI - 1.1	14	14	51	54	15	15

Notes:

- 1. I_{IL} is the input leakage current per I/O pin over recommended operating conditions where –0.3 V < VIN < VIL.
- 2. II_H is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at 100°C junction temperature and maximum voltage.
- 4. Currents are measured at 125°C junction temperature.




Figure 2-23 • AC Loading

Table 2-153 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C _{LOAD} (pF)
VREF - 0.2	VREF + 0.2	1.5	1.5	1.485	30

Note: *Measuring point = V_{trip} . See Table 2-29 on page 2-25 for a complete table of trip points.

Timing Characteristics

Table 2-154 • SSTL3 Class I

Military-Case Conditions: T_J = 125°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V, VREF = 1.5 V Applicable to Pro I/Os for A3PE600L and A3PE3000L Only

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
Std.	0.80	2.29	0.05	2.00	0.52	2.32	1.82	ı	-	2.32	1.82	ns
-1	0.68	1.95	0.05	1.71	0.44	1.98	1.55	-	-	1.98	1.55	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-183 • Input DDR Propagation Delays

Military-Case Conditions: T_J = 125°C, VCC = 1.425 V for any A3PE600L/A3PE3000L

Parameter	Description	-1	Std.	Units
t _{DDRICLKQ1}	Clock-to-Out Out_QR for Input DDR	0.29	0.34	ns
t _{DDRICLKQ2}	Clock-to-Out Out_QF for Input DDR	0.41	0.48	ns
t _{DDRISUD1}	Data Setup for Input DDR (fall)	0.30	0.35	ns
t _{DDRISUD2}	Data Setup for Input DDR (rise)	0.26	0.31	ns
t _{DDRIHD1}	Data Hold for Input DDR (fall)	0.00	0.00	ns
t _{DDRIHD2}	Data Hold for Input DDR (rise)	0.00	0.00	ns
t _{DDRICLR2Q1}	Asynchronous Clear-to-Out Out_QR for Input DDR	0.49	0.58	ns
t _{DDRICLR2Q2}	Asynchronous Clear-to-Out Out_QF for Input DDR	0.60	0.71	ns
t _{DDRIREMCLR}	Asynchronous Clear Removal Time for Input DDR	0.00	0.00	ns
t _{DDRIRECCLR}	Asynchronous Clear Recovery Time for Input DDR	0.24	0.28	ns
t _{DDRIWCLR}	Asynchronous Clear Minimum Pulse Width for Input DDR	0.19	0.22	ns
t _{DDRICKMPWH}	Clock Minimum Pulse Width HIGH for Input DDR	0.31	0.36	ns
t _{DDRICKMPWL}	Clock Minimum Pulse Width LOW for Input DDR	0.28	0.32	ns
F _{DDRIMAX}	Maximum Frequency for Input DDR	250	250	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-184 • Input DDR Propagation Delays
Military-Case Conditions: T_J = 125°C, Worst-Case VCC = 1.425 V for A3P250 and A3P1000

Parameter	Description	-1	Std.	Units
t _{DDRICLKQ1}	Clock-to-Out Out_QR for Input DDR	0.33	0.39	ns
t _{DDRICLKQ2}	Clock-to-Out Out_QF for Input DDR	0.47	0.55	ns
t _{DDRISUD1}	Data Setup for Input DDR (fall)	0.30	0.35	ns
t _{DDRISUD2}	Data Setup for Input DDR (rise)	0.30	0.35	ns
t _{DDRIHD1}	Data Hold for Input DDR (fall)	0.00	0.00	ns
t _{DDRIHD2}	Data Hold for Input DDR (rise)	0.00	0.00	ns
t _{DDRICLR2Q1}	Asynchronous Clear-to-Out Out_QR for Input DDR	0.56	0.65	ns
t _{DDRICLR2Q2}	Asynchronous Clear-to-Out Out_QF for Input DDR	0.69	0.81	ns
t _{DDRIREMCLR}	Asynchronous Clear Removal Time for Input DDR	0.00	0.00	ns
t _{DDRIRECCLR}	Asynchronous Clear Recovery Time for Input DDR	0.27	0.31	ns
t _{DDRIWCLR}	Asynchronous Clear Minimum Pulse Width for Input DDR	0.25	0.30	ns
t _{DDRICKMPWH}	Clock Minimum Pulse Width HIGH for Input DDR	0.41	0.48	ns
t _{DDRICKMPWL}	Clock Minimum Pulse Width LOW for Input DDR	0.37	0.43	ns
F _{DDRIMAX}	Maximum Frequency for Input DDR	309	263	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

2-106 Revision 5

Timing Characteristics

Table 2-189 • Combinatorial Cell Propagation Delays
Military-Case Conditions: T_J = 125°C, Worst-Case VCC = 1.14 V for A3PE600L and
A3PE3000L

Combinatorial Cell	Equation	Parameter	-1	Std.	Units
INV	Y = !A	t _{PD}	0.56	0.65	ns
AND2	Y = A · B	t _{PD}	0.65	0.77	ns
NAND2	Y = !(A · B)	t _{PD}	0.65	0.77	ns
OR2	Y = A + B	t _{PD}	0.67	0.79	ns
NOR2	Y = !(A + B)	t _{PD}	0.67	0.79	ns
XOR2	Y = A ⊕ B	t _{PD}	1.02	1.20	ns
MAJ3	Y = MAJ(A , B, C)	t _{PD}	0.97	1.14	ns
XOR3	Y = A ⊕ B ⊕ C	t _{PD}	1.21	1.42	ns
MUX2	Y = A !S + B S	t _{PD}	0.70	0.82	ns
AND3	$Y = A \cdot B \cdot C$	t _{PD}	0.78	0.91	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-190 • Combinatorial Cell Propagation Delays
Military-Case Conditions: T_J = 125°C, VCC = 1.425 V for any A3PE600L/A3PE3000L

Combinatorial Cell	Equation	Parameter	- 1	Std.	Units
INV	Y = !A	t _{PD}	0.43	0.50	ns
AND2	Y = A · B	t _{PD}	0.50	0.59	ns
NAND2	Y = !(A · B)	t _{PD}	0.50	0.59	ns
OR2	Y = A + B	t _{PD}	0.51	0.61	ns
NOR2	Y = !(A + B)	t _{PD}	0.51	0.61	ns
XOR2	Y = A ⊕ B	t _{PD}	0.78	0.92	ns
MAJ3	Y = MAJ(A , B, C)	t _{PD}	0.74	0.87	ns
XOR3	$Y = A \oplus B \oplus C$	t _{PD}	0.93	1.09	ns
MUX2	Y = A !S + B S	t _{PD}	0.54	0.63	ns
AND3	$Y = A \cdot B \cdot C$	t _{PD}	0.59	0.70	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-112 Revision 5

Timing Characteristics

Table 2-192 • Register Delays

Military-Case Conditions: T_J = 125°C, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
t _{CLKQ}	Clock-to-Q of the Core Register	0.76	0.90	ns
t _{SUD}	Data Setup Time for the Core Register	0.59	0.70	ns
t _{HD}	Data Hold Time for the Core Register	0.00	0.00	ns
t _{SUE}	Enable Setup Time for the Core Register	0.63	0.74	ns
t _{HE}	Enable Hold Time for the Core Register	0.00	0.00	ns
t _{CLR2Q}	Asynchronous Clear-to-Q of the Core Register	0.55	0.65	ns
t _{PRE2Q}	Asynchronous Preset-to-Q of the Core Register	0.55	0.65	ns
t _{REMCLR}	Asynchronous Clear Removal Time for the Core Register	0.00	0.00	ns
t _{RECCLR}	Asynchronous Clear Recovery Time for the Core Register	0.31	0.36	ns
t _{REMPRE}	Asynchronous Preset Removal Time for the Core Register	0.00	0.00	ns
t _{RECPRE}	Asynchronous Preset Recovery Time for the Core Register	0.31	0.36	ns
t _{WCLR}	Asynchronous Clear Minimum Pulse Width for the Core Register	0.30	0.34	ns
t _{WPRE}	Asynchronous Preset Minimum Pulse Width for the Core Register	0.30	0.34	ns
t _{CKMPWH}	Clock Minimum Pulse Width HIGH for the Core Register	0.56	0.64	ns
t _{CKMPWL}	Clock Minimum Pulse Width LOW for the Core Register	0.56	0.64	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-116 Revision 5

Clock Conditioning Circuits

CCC Electrical Specifications

Timing Characteristics

Table 2-201 • Military ProASIC3/EL CCC/PLL Specification
For Devices Operating at 1.2 V DC Core Voltage: Applicable to A3PE600L and A3PE3000L Only

Parameter	Min.	Тур.	Max.	Units
Clock Conditioning Circuitry Input Frequency f _{IN_CCC}	1.5		250	MHz
Clock Conditioning Circuitry Output Frequency f _{OUT_CCC}	0.75		250	MHz
Delay Increments in Programmable Delay Blocks ^{1, 2,3}		360		ps
Number of Programmable Values in Each Programmable Delay Block			32	
Serial Clock (SCLK) for Dynamic PLL ⁴			100	MHz
Input cycle-to-cycle jitter (peak magnitude)			1	ns
Acquisition Time				
LockControl = 0			300	μs
LockControl = 1			6.0	ms
Tracking Jitter ⁵				
LockControl = 0			25	ns
LockControl = 1			1.5	ns
Output Duty Cycle	48.5		51.5	%
Delay Range in Block: Programmable Delay 1 1,2	1.2		15.65	ns
Delay Range in Block: Programmable Delay 2 1,2	0.025		15.65	ns
Delay Range in Block: Fixed Delay ^{1,2}		3.5		ns
CCC Output Peak-to-Peak Period Jitter F _{CCC_OUT}	Max.	Peak-to-Pe	ak Period J	itter ^{6,7}
	SSO ≤ 2	SSO ≤ 4	SSO ≤ 8	SSO ≤ 16
0.75 MHz to 50 MHz	0.50%	0.60%	0.80%	1.60%
50 MHz to 160 MHz	2.50%	4.00%	6.00%	12.00%

Notes:

- 1. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 for deratings.
- 2. $T_J = 25^{\circ}C$, VCC = 1.2 V.
- 3. When the CCC/PLL core is generated by Mircosemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero online help associated with the core for more information.
- 4. Maximum value obtained for a -1 speed grade device in worst-case military conditions. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by period jitter parameter.
- 6. Measurements done with LVTTL 3.3 V, 8 mA I/O drive strength and high slew rate. VCC/VCCPLL = 1.14V, VQ/PQ/TQ type of packages, 20 pF load.
- 7. Switching I/Os are placed outside of the PLL bank.



Timing Waveforms




Figure 2-44 • RAM Read for Pass-Through Output




Figure 2-45 • RAM Read for Pipelined Output

2-126 Revision 5






Figure 2-48 • RAM Reset

2-128 Revision 5



Table 2-216 • FIFO Worst Military-Case Conditions: T_J = 125°C, VCC = 1.425 V for A3P250 (4k×1)

Parameter	Description	-1	Std.	Units
t _{ENS}	REN, WEN Setup Time	5.85	6.87	ns
t _{ENH}	REN, WEN Hold Time	0.00	0.00	ns
t _{BKS}	BLK Setup Time	1.66	1.95	ns
t _{BKH}	BLK Hold Time	0.00	0.00	ns
t _{DS}	Input Data (WD) Setup Time	0.22	0.26	ns
t _{DH}	Input Data (WD) Hold Time	0.00	0.00	ns
t _{CKQ1}	Clock HIGH to New Data Valid on RD (flow-through)	2.84	3.33	ns
t _{CKQ2}	Clock HIGH to New Data Valid on RD (pipelined)	1.08	1.27	ns
t _{RCKEF}	RCLK HIGH to Empty Flag Valid	2.07	2.43	ns
t _{WCKFF}	WCLK HIGH to Full Flag Valid	1.96	2.31	ns
t _{CKAF}	Clock HIGH to Almost Empty/Full Flag Valid	7.45	8.76	ns
t _{RSTFG}	RESET LOW to Empty/Full Flag Valid	2.04	2.40	ns
t _{RSTAF}	RESET LOW to Almost Empty/Full Flag Valid	7.38	8.67	ns
t _{RSTBQ}	RESET LOW to Data Out LOW on RD (flow-through)	1.11	1.31	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.11	1.31	ns
t _{REMRSTB}	RESET Removal	0.34	0.40	ns
t _{RECRSTB}	RESET Recovery	1.81	2.12	ns
t _{MPWRSTB}	RESET Minimum Pulse Width	0.26	0.30	ns
t _{CYC}	Clock Cycle Time	3.89	4.57	ns
F _{MAX}	Maximum Frequency for FIFO	257	219	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

GL Globals

GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as regular I/Os, since they have identical capabilities. Unused GL pins are configured as inputs with pull-up resistors.

See more detailed descriptions of global I/O connectivity in the "Clock Conditioning Circuits in Low Power Flash Devices and Mixed Signal FPGAs " chapter of the *Military ProASIC3/EL FPGA Fabric User's Guide*. All inputs labeled GC/GF are direct inputs into the quadrant clocks. For example, if GAA0 is used for an input, GAA1 and GAA2 are no longer available for input to the quadrant globals. All inputs labeled GC/GF are direct inputs into the chip-level globals, and the rest are connected to the quadrant globals. The inputs to the global network are multiplexed, and only one input can be used as a global input.

Refer to the "I/O Structures in IGLOO and ProASIC3 Devices" chapter (for A3P250 and A3P1000) or "I/O Structures in IGLOOe and ProASIC3E Devices" (for A3PE600L and A3PE3000L) of the *Military ProASIC3/EL FPGA Fabric User's Guide* for an explanation of the naming of global pins.

FF Flash*Freeze Mode Activation Pin

Flash*Freeze is available on A3PE600L and A3PE3000L devices. The FF pin is a dedicated input pin used to enter and exit Flash*Freeze mode. The FF pin is active low, has the same characteristics as a single-ended I/O, and must meet the maximum rise and fall times. When Flash*Freeze mode is not used in the design, the FF pin is available as a regular I/O. The FF pin can be configured as a Schmitt trigger input.

When Flash*Freeze mode is used, the FF pin must not be left floating to avoid accidentally entering Flash*Freeze mode. While in Flash*Freeze mode, the Flash*Freeze pin should be constantly asserted.

The Flash*Freeze pin can be used with any single-ended I/O standard supported by the I/O bank in which the pin is located, and input signal levels compatible with the I/O standard selected. The FF pin should be treated as a sensitive asynchronous signal. When defining pin placement and board layout, simultaneously switching outputs (SSOs) and their effects on sensitive asynchronous pins must be considered.


Unused FF or I/O pins are tristated with weak pull-up. This default configuration applies to both Flash*Freeze mode and normal operation mode. No user intervention is required.

Table 3-1 shows the Flash*Freeze pin location on the available packages for Military ProASIC3/EL devices. The Flash*Freeze pin location is independent of device, allowing migration to larger or smaller devices while maintaining the same pin location on the board. Refer to the "Flash*Freeze Technology and Low Power Modes" chapter of the *Military ProASIC3/EL FPGA Fabric User Guide* for more information on I/O states during Flash*Freeze mode.

Table 3-1 • Flash*Freeze Pin Location in Military ProASIC3/EL Packages (device-independent)

Military ProASIC3/EL Packages	Flash*Freeze Pin		
FG484	W6		
FG896	AH4		

PQ208



Note: This is the top view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/products/fpga-soc/solutions.



Military ProASIC3/EL Low Power Flash FPGAs

Pin Number	A3P1000 Function	Pin Number
A1	GND	B14
A2	GND	B15
A3	VCCIB0	B16
A4	IO07RSB0	B17
A5	IO09RSB0	B18
A6	IO13RSB0	B19
A7	IO18RSB0	B20
A8	IO20RSB0	B21
A9	IO26RSB0	B22
A10	IO32RSB0	C1
A11	IO40RSB0	C2
A12	IO41RSB0	C3
A13	IO53RSB0	C4
A14	IO59RSB0	C5
A15	IO64RSB0	C6
A16	IO65RSB0	C7
A17	IO67RSB0	C8
A18	IO69RSB0	C9
A19	NC	C10
A20	VCCIB0	C11
A21	GND	C12
A22	GND	C13
B1	GND	C14
B2	VCCIB3	C15
В3	NC	C16
B4	IO06RSB0	C17
B5	IO08RSB0	C18
В6	IO12RSB0	C19
В7	IO15RSB0	C20
B8	IO19RSB0	C21
В9	IO24RSB0	C22
B10	IO31RSB0	D1
B11	IO39RSB0	D2
B12	IO48RSB0	D3
B13	IO54RSB0	D4

FG484				
Pin Number	A3P1000 Function			
B14	IO58RSB0			
B15	IO63RSB0			
B16	IO66RSB0			
B17	IO68RSB0			
B18	IO70RSB0			
B19	NC			
B20	NC			
B21	VCCIB1			
B22	GND			
C1	VCCIB3			
C2	IO220PDB3			
C3	NC			
C4	NC			
C5	GND			
C6	IO10RSB0			
C7	IO14RSB0			
C8	VCC			
C9	VCC			
C10	IO30RSB0			
C11	IO37RSB0			
C12	IO43RSB0			
C13	NC			
C14	VCC			
C15	VCC			
C16	NC			
C17	NC			
C18	GND			
C19	NC			
C20	NC			
C21	NC			
C22	VCCIB1			
D1	IO219PDB3			
D2	IO220NDB3			
D3	NC			
D4	GND			

FG484		
Pin		
Number	A3P1000 Function	
D5	GAA0/IO00RSB0	
D6	GAA1/IO01RSB0	
D7	GAB0/IO02RSB0	
D8	IO16RSB0	
D9	IO22RSB0	
D10	IO28RSB0	
D11	IO35RSB0	
D12	IO45RSB0	
D13	IO50RSB0	
D14	IO55RSB0	
D15	IO61RSB0	
D16	GBB1/IO75RSB0	
D17	GBA0/IO76RSB0	
D18	GBA1/IO77RSB0	
D19	GND	
D20	NC	
D21	NC	
D22	NC	
E1	IO219NDB3	
E2	NC	
E3	GND	
E4	GAB2/IO224PDB3	
E5	GAA2/IO225PDB3	
E6	GNDQ	
E7	GAB1/IO03RSB0	
E8	IO17RSB0	
E9	IO21RSB0	
E10	IO27RSB0	
E11	IO34RSB0	
E12	IO44RSB0	
E13	IO51RSB0	
E14	IO57RSB0	
E15	GBC1/IO73RSB0	
E16	GBB0/IO74RSB0	
E17	IO71RSB0	

Revision 5 4-19

FG896		
Pin Number	A3PE3000L Function	
Y26	IO136PPB3V2	
Y27	IO141NDB3V3	
Y28	IO135NDB3V2	
Y29	IO131NDB3V2	
Y30	IO133PDB3V2	