

Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,


#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	516096
Number of I/O	620
Number of Gates	3000000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	896-BGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m1a3pe3000l-1fgg896m">https://www.e-xfl.com/product-detail/microchip-technology/m1a3pe3000l-1fgg896m</a>

## User I/O Characteristics

### Timing Model

---



**Figure 2-3 • Timing Model**

Operating Conditions: –1 Speed, Military Temperature Range ( $T_J = 125^\circ\text{C}$ ), Worst-Case  
 $VCC = 1.14 \text{ V}$  (example for A3PE3000L and A3PE600L)

### 1.2 V Core Operating Voltage

**Table 2-31 • Summary of I/O Timing Characteristics—Software Default Settings**  
**-1 Speed Grade, Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst Case VCC = 1.14 V, Worst Case VCCI**  
**Applicable to Pro I/Os for A3PE600L and A3PE3000L Only**

Standard	Drive Strength (mA)	Equivalent Software Default Drive Strength Option <sup>1</sup>	Slew Rate	Capacitive Load (pF) <sup>2</sup>	External Resistor ( $\Omega$ )	$t_{DOUT}$ (ns)	$t_{DP}$ (ns)	$t_{DIN}$ (ns)	$t_{PY}$ (ns)	$t_{PYS}$ (ns)	$t_{EOUT}$ (ns)	$t_{ZL}$ (ns)	$t_{ZH}$ (ns)	$t_{HZ}$ (ns)	$t_{ZLS}$ (ns)	$t_{ZHS}$ (ns)	
3.3 V LVTTI / 3.3 V LVCMOS	12 mA	12 mA	High	5	—	0.68	2.09	0.05	1.49	2.03	0.44	2.12	1.56	2.76	3.06	3.99	3.43
3.3 V LVCMOS Wide Range <sup>3</sup>	100 $\mu$ A	12 mA	High	5	—	0.68	3.01	0.04	1.86	2.69	0.44	3.01	2.22	4.03	4.42	4.89	4.09
2.5 V LVCMOS	12 mA	12 mA	High	5	—	0.68	2.12	0.04	1.73	2.17	0.44	2.15	1.74	2.84	2.95	4.03	3.62
1.8 V LVCMOS	12 mA	12 mA	High	5	—	0.68	2.36	0.05	1.70	2.40	0.44	2.40	1.94	3.16	3.58	4.27	3.81
1.5 V LVCMOS	12 mA	12 mA	High	5	—	0.68	2.71	0.04	1.86	2.61	0.44	2.76	2.24	3.34	3.69	4.63	4.12
1.2 V LVCMOS	2 mA	2 mA	High	5	—	0.68	4.39	0.04	2.25	3.19	0.44	4.24	3.74	4.34	4.09	6.11	5.61
1.2 V LVCOMS Wide Range <sup>4</sup>	100 $\mu$ A	2 mA	High	5	—	0.68	4.39	0.04	2.25	3.19	0.44	4.24	3.74	4.34	4.09	6.11	5.61
3.3 V PCI	Per PCI spec	—	High	10	25 <sup>5</sup>	0.68	2.37	0.04	2.31	3.13	0.44	2.40	1.68	2.77	3.06	4.28	3.56
3.3 V PCI-X	Per PCI-X spec	—	High	10	25 <sup>5</sup>	0.68	2.37	0.04	2.31	3.13	0.44	2.40	1.68	2.77	3.06	4.28	3.56
3.3 V GTL	20 mA <sup>6</sup>	20 mA <sup>6</sup>	High	10	25	0.68	1.75	0.05	1.99	—	0.44	1.71	1.75	—	—	3.59	3.62
2.5 V GTL	20 mA <sup>6</sup>	20 mA <sup>6</sup>	High	10	25	0.68	1.79	0.05	1.93	—	0.44	1.82	1.79	—	—	3.70	3.67
3.3 V GTL+	35 mA	35 mA	High	10	25	0.68	1.74	0.05	1.99	—	0.44	1.76	1.73	—	—	3.64	3.61
2.5 V GTL+	33 mA	33 mA	High	10	25	0.68	1.86	0.05	1.93	—	0.44	1.89	1.77	—	—	3.77	3.64
HSTL (I)	8 mA	8 mA	High	20	25	0.68	2.68	0.05	2.34	—	0.44	2.73	2.65	—	—	4.60	4.52
HSTL (II)	15 mA <sup>6</sup>	15 mA <sup>6</sup>	High	20	50	0.68	2.55	0.05	2.34	—	0.44	2.59	2.28	—	—	4.47	4.16
SSTL2 (I)	15 mA	15 mA	High	30	25	0.68	1.80	0.05	1.78	—	0.44	1.82	1.55	—	—	1.82	1.55
SSTL2 (II)	15 mA	15 mA	High	30	50	0.68	1.83	0.05	1.78	—	0.44	1.86	1.49	—	—	1.86	1.49
SSTL3 (I)	14 mA	14 mA	High	30	25	0.68	1.95	0.05	1.71	—	0.44	1.98	1.55	—	—	1.98	1.55
SSTL3 (II)	21 mA	21 mA	High	30	50	0.68	1.75	0.05	1.71	—	0.44	1.77	1.41	—	—	1.77	1.41
LVDS	24 mA	—	High	—	—	0.68	1.59	0.05	2.11	—	—	—	—	—	—	—	
LVPECL	24 mA	—	High	—	—	0.68	1.51	0.05	1.84	—	—	—	—	—	—	—	

**Notes:**

1. Note that 1.2 V LVCMOS and 3.3 V LVCMOS wide range are applicable to 100  $\mu$ A drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
2. Output delays provided in this table were extracted with an output load indicated in the Capacitive Load column. For a specific output load, refer to Designer software.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
4. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range as specified in the JESD8-12 specification.
5. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-14 on page 2-71 for connectivity. This resistor is not required during normal operation.
6. Output drive strength is below JEDEC specification.
7. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### 1.5 V Core Voltage

**Table 2-32 • Summary of I/O Timing Characteristics—Software Default Settings**  
**-1 Speed Grade, Military-Case Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{CC} = 1.425 \text{ V}$ , Worst Case  $V_{CCI}$**   
**Applicable to Pro I/Os for A3PE600L and A3PE3000L Only**

Standard	Drive Strength (mA)	Equivalent Software Default Drive Strength Option <sup>1</sup>	Slew Rate	Capacitive Load (pF) <sup>2</sup>	External Resistor (Ω)	$t_{DOUT}$ (ns)	$t_{DP}$ (ns)	$t_{DN}$ (ns)	$t_{PY}$ (ns)	$t_{PYS}$ (ns)	$t_{EOUT}$ (ns)	$t_{ZL}$ (ns)	$t_{ZH}$ (ns)	$t_{LZ}$ (ns)	$t_{HZ}$ (ns)	$t_{ZLS}$ (ns)	$t_{ZH_S}$ (ns)
3.3 V LVTTL / 3.3 V LVC MOS	12 mA	12 mA	High	5	—	0.52	1.97	0.03	1.23	1.78	0.34	1.99	1.46	2.63	2.89	3.23	2.71
3.3 V LVC MOS Wide Range <sup>3</sup>	100 μA	12 mA	High	5	—	0.52	2.89	0.03	1.61	2.44	0.34	2.88	2.12	3.89	4.25	4.12	3.36
2.5 V LVC MOS	12 mA	12 mA	High	5	—	0.52	2.01	0.03	1.49	1.93	0.34	2.02	1.65	2.71	2.78	3.27	2.89
1.8 V LVC MOS	12 mA	12 mA	High	5	—	0.52	2.24	0.03	1.44	2.14	0.34	2.26	1.84	3.02	3.41	3.51	3.08
1.5 V LVC MOS	12 mA	12 mA	High	5	—	0.52	2.60	0.03	1.60	2.35	0.34	2.62	2.14	3.21	3.52	3.87	3.39
3.3 V PCI	Per PCI spec	—	High	10	25 <sup>4</sup>	0.52	2.25	0.03	2.03	2.88	0.34	2.27	1.58	2.64	2.89	3.52	2.83
3.3 V PCI-X	Per PCI-X spec	—	High	10	25 <sup>4</sup>	0.52	2.25	0.03	2.03	2.88	0.34	2.27	1.58	2.64	2.89	3.52	2.83
3.3 V GTL	20 mA <sup>5</sup>	20 mA <sup>5</sup>	High	10	25	0.52	1.68	0.03	1.79	—	0.34	1.58	1.68	—	—	2.83	2.92
2.5 V GTL	20 mA <sup>5</sup>	20 mA <sup>5</sup>	High	10	25	0.52	1.72	0.03	1.73	—	0.34	1.69	1.72	—	—	2.93	2.97
3.3 V GTL+	35 mA	35 mA	High	10	25	0.52	1.66	0.03	1.79	—	0.34	1.63	1.66	—	—	2.88	2.90
2.5 V GTL+	33 mA	33 mA	High	10	25	0.52	1.75	0.03	1.73	—	0.34	1.76	1.69	—	—	3.00	2.94
HSTL (I)	8 mA	8 mA	High	20	25	0.52	2.57	0.03	2.14	—	0.34	2.59	2.55	—	—	3.84	3.79
HSTL (II)	15 mA <sup>5</sup>	15 mA <sup>5</sup>	High	20	50	0.52	2.44	0.03	2.14	—	0.34	2.46	2.19	—	—	3.71	3.43
SSTL2 (I)	15 mA	15 mA	High	30	25	0.52	1.68	0.03	1.58	—	0.34	1.69	1.46	—	—	1.69	1.46
SSTL2 (II)	18 mA	18 mA	High	30	50	0.52	1.72	0.03	1.58	—	0.34	1.73	1.39	—	—	1.73	1.39
SSTL3 (I)	14 mA	14 mA	High	30	25	0.52	1.83	0.03	1.51	—	0.34	1.84	1.45	—	—	1.84	1.45
SSTL3 (II)	21 mA	21 mA	High	30	50	0.52	1.63	0.03	1.51	—	0.34	1.64	1.31	—	—	1.64	1.31
LVDS	24 mA	—	High	—	—	0.52	1.48	0.03	1.86	—	—	—	—	—	—	—	—
LVPECL	24 mA	—	High	—	—	0.52	1.40	0.03	1.61	—	—	—	—	—	—	—	—

**Notes:**


1. Note that 3.3 V LVC MOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
2. Output delays provided in this table were extracted with an output load indicated in the Capacitive Load column. For a specific output load, refer to Designer software.
3. All LVC MOS 3.3 V software macros support LVC MOS 3.3 V wide range as specified in the JESD8-B specification.
4. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-14 on page 2-71 for connectivity. This resistor is not required during normal operation.
5. Output drive strength is below JEDEC specification.
6. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

**Table 2-48 • Minimum and Maximum DC Input and Output Levels  
Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only**

3.3 V LVTTL / 3.3 V LVCMOS	VIL		VIH		VOL	VOH	I <sub>OL</sub>	I <sub>OH</sub>	I <sub>OSL</sub>	I <sub>OSH</sub>	I <sub>IL</sub> <sup>1</sup>	I <sub>IH</sub> <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	25	27	15	15
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	25	27	15	15
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	51	54	15	15
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	51	54	15	15
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	103	109	15	15
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	103	109	15	15

**Notes:**

1.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where  $-0.3V < VIN < VIL$ .
2.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions  $VIH < VIN < VCCI$ . Input current is larger when operating outside.
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 125°C junction temperature.
5. Software default selection highlighted in gray.



**Figure 2-7 • AC Loading**

**Table 2-49 • AC Waveforms, Measuring Points, and Capacitive Loads**

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (Typ) (V)	C <sub>LOAD</sub> (pF)
0	3.3	1.4	-	5

*Note:* \*Measuring point =  $V_{trip}$ . See Table 2-29 on page 2-25 for a complete table of trip points.

**Table 2-68 • 3.3 V LVC MOS Wide Range Low Slew**

Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V  
 Applicable to Standard Plus I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option <sup>1</sup>	Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
100 $\mu\text{A}$	4 mA	Std.	0.63	8.71	0.05	1.67	0.45	8.71	7.25	3.87	3.76	12.45	10.99	ns
		-1	0.54	7.41	0.04	1.42	0.39	7.41	6.17	3.29	3.19	10.59	9.35	ns
100 $\mu\text{A}$	6 mA	Std.	0.63	7.17	0.05	1.67	0.45	7.17	6.31	4.39	4.66	10.91	10.04	ns
		-1	0.54	6.10	0.04	1.42	0.39	6.10	5.37	3.73	3.96	9.28	8.54	ns
100 $\mu\text{A}$	8 mA	Std.	0.63	7.17	0.05	1.67	0.45	7.17	6.31	4.39	4.66	10.91	10.04	ns
		-1	0.54	6.10	0.04	1.42	0.39	6.10	5.37	3.73	3.96	9.28	8.54	ns
100 $\mu\text{A}$	12 mA	Std.	0.63	6.09	0.05	1.67	0.45	6.09	5.57	4.75	5.24	9.83	9.31	ns
		-1	0.54	5.18	0.04	1.42	0.39	5.18	4.74	4.04	4.46	8.36	7.92	ns
100 $\mu\text{A}$	16 mA	Std.	0.63	6.09	0.05	1.67	0.45	6.09	5.57	4.75	5.24	9.83	9.31	ns
		-1	0.54	5.18	0.04	1.42	0.39	5.18	4.74	4.04	4.46	8.36	7.92	ns

**Notes:**

1. Note that 3.3 V LVC MOS wide range is applicable to 100  $\mu\text{A}$  drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges ONLY.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

**Table 2-69 • 3.3 V LVC MOS Wide Range High Slew**

Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V  
 Applicable to Standard Plus I/O Banks

Drive Strength	Equiv. Software Default Drive Strength Option <sup>1</sup>	Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
100 $\mu\text{A}$	4 mA	Std.	0.63	4.75	0.05	1.67	0.45	4.75	3.73	3.87	3.97	8.48	7.46	ns
		-1	0.54	4.04	0.04	1.42	0.39	4.04	3.17	3.29	3.38	7.21	6.35	ns
100 $\mu\text{A}$	6 mA	Std.	0.63	3.87	0.05	1.67	0.45	3.87	2.98	4.38	4.89	7.61	6.72	ns
		-1	0.54	3.30	0.04	1.42	0.39	3.30	2.54	3.73	4.16	6.47	5.72	ns
100 $\mu\text{A}$	8 mA	Std.	0.63	3.87	0.05	1.67	0.45	3.87	2.98	4.38	4.89	7.61	6.72	ns
		-1	0.54	3.30	0.04	1.42	0.39	3.30	2.54	3.73	4.16	6.47	5.72	ns
100 $\mu\text{A}$	12 mA	Std.	0.63	3.46	0.05	1.67	0.45	3.46	2.61	4.74	5.48	7.19	6.35	ns
		-1	0.54	2.94	0.04	1.42	0.3	2.94	2.22	4.03	4.66	6.12	5.40	ns
100 $\mu\text{A}$	16 mA	Std.	0.63	3.46	0.05	1.67	0.45	3.46	2.61	4.74	5.48	7.19	6.35	ns
		-1	0.54	2.94	0.04	1.42	0.39	2.94	2.22	4.03	4.66	6.12	5.40	ns

**Notes:**

1. Note that 3.3 V LVC MOS wide range is applicable to 100  $\mu\text{A}$  drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### 1.5 V LVCMOS (JESD8-11)

Low-Voltage CMOS for 1.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.5 V applications. It uses a 1.5 V input buffer and a push-pull output buffer.

**Table 2-94 • Minimum and Maximum DC Input and Output Levels  
Applicable to Pro I/Os for A3PE600L and A3PE3000L Only**

1.5 V LVCMOS	VIL		VIH		VOL	VOH	I <sub>OL</sub>	I <sub>OH</sub>	I <sub>OSL</sub>	I <sub>OSH</sub>	I <sub>IL</sub> <sup>1</sup>	I <sub>IH</sub> <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2	13	16	15	15
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	4	4	25	33	15	15
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	6	6	32	39	15	15
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	8	8	66	55	15	15
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	12	12	66	55	15	15

**Notes:**

1.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where  $-0.3 \text{ V} < \text{VIN} < \text{VIL}$ .
2.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions  $\text{VIH} < \text{VIN} < \text{VCCI}$ . Input current is larger when operating outside recommended ranges
3. Currents are measured at  $100^\circ\text{C}$  junction temperature and maximum voltage.
4. Currents are measured at  $125^\circ\text{C}$  junction temperature.
5. Software default selection highlighted in gray.

**Table 2-95 • Minimum and Maximum DC Input and Output Levels  
Applicable to Advanced I/O Banks for A3P250 and A3P1000 Only**

1.5 V LVCMOS	VIL		VIH		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>	I <sub>OSL</sub>	I <sub>OSH</sub>	I <sub>IL</sub> <sup>1</sup>	I <sub>IH</sub> <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	2	2	13	16	15	15
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	4	4	25	33	15	15
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	6	6	32	39	15	15
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	8	8	66	55	15	15
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.575	0.25 * VCCI	0.75 * VCCI	12	12	66	55	15	15

**Notes:**

1.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where  $-0.3 \text{ V} < \text{VIN} < \text{VIL}$ .
2.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions  $\text{VIH} < \text{VIN} < \text{VCCI}$ . Input current is larger when operating outside recommended ranges
3. Currents are measured at  $100^\circ\text{C}$  junction temperature and maximum voltage.
4. Currents are measured at  $125^\circ\text{C}$  junction temperature.
5. Software default selection highlighted in gray.

**Table 2-102 • 1.5 V LVC MOS Low Slew**

**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V**  
**Applicable to Advanced I/O Banks**

Drive Strength	Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
2 mA	Std.	0.63	9.78	0.05	1.44	0.45	9.96	8.57	3.74	2.91	12.42	11.03	ns
	-1	0.54	8.32	0.04	1.23	0.39	8.47	7.29	3.18	2.47	10.56	9.38	ns
4 mA	Std.	0.63	8.44	0.05	1.44	0.45	8.60	7.59	4.12	3.60	11.06	10.05	ns
	-1	0.54	7.18	0.04	1.23	0.39	7.32	6.46	3.51	3.06	9.41	8.55	ns
6 mA	Std.	0.63	7.95	0.05	1.44	0.45	8.10	7.39	4.21	3.78	10.56	9.85	ns
	-1	0.54	6.77	0.04	1.23	0.39	6.89	6.29	3.58	3.21	8.98	8.38	ns
8 mA	Std.	0.63	7.84	0.05	1.44	0.45	7.98	7.47	4.35	4.45	10.44	9.92	ns
	-1	0.54	6.67	0.04	1.23	0.39	6.79	6.35	3.70	3.79	8.88	8.44	ns
12 mA	Std.	0.63	7.84	0.05	1.44	0.45	7.98	7.47	4.35	4.45	10.44	9.92	ns
	-1	0.54	6.67	0.04	1.23	0.39	6.79	6.35	3.70	3.79	8.88	8.44	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

**Table 2-103 • 1.5 V LVC MOS High Slew**

**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V**  
**Applicable to Advanced I/O Banks**

Drive Strength	Speed Grade	$t_{DOUT}$	$t_{DP}$	$t_{DIN}$	$t_{PY}$	$t_{EOUT}$	$t_{ZL}$	$t_{ZH}$	$t_{LZ}$	$t_{HZ}$	$t_{ZLS}$	$t_{ZHS}$	Units
2 mA	Std.	0.63	3.98	0.05	1.58	0.45	4.06	3.80	3.73	3.04	6.52	6.26	ns
	-1	0.54	3.39	0.04	1.35	0.39	3.45	3.23	3.17	2.59	5.54	5.32	ns
4 mA	Std.	0.63	3.47	0.05	1.58	0.45	3.53	3.15	4.11	3.74	5.99	5.61	ns
	-1	0.54	2.95	0.04	1.35	0.39	3.01	2.68	3.50	3.18	5.10	4.77	ns
6 mA	Std.	0.63	3.37	0.05	1.58	0.45	3.43	3.02	4.20	3.92	5.89	5.48	ns
	-1	0.54	2.87	0.04	1.35	0.39	2.92	2.57	3.57	3.33	5.01	4.66	ns
8 mA	Std.	0.63	3.35	0.05	1.58	0.45	3.41	2.88	4.34	4.62	5.87	5.34	ns
	-1	0.54	2.85	0.04	1.35	0.39	2.90	2.45	3.69	3.93	4.99	4.55	ns
12 mA	Std.	0.63	3.35	0.05	1.58	0.45	3.41	2.88	4.34	4.62	5.87	5.34	ns
	-1	0.54	2.85	0.04	1.35	0.39	2.90	2.45	3.69	3.93	4.99	4.55	ns

*Notes:*

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

**Table 2-174 • Input Data Register Propagation Delays**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V for A3P250 and A3P1000

Parameter	Description	-1	Std.	Units
$t_{\text{ICLKQ}}$	Clock-to-Q of the Input Data Register	0.29	0.34	ns
$t_{\text{ISUD}}$	Data Setup Time for the Input Data Register	0.32	0.37	ns
$t_{\text{IHD}}$	Data Hold Time for the Input Data Register	0.00	0.00	ns
$t_{\text{ISUE}}$	Enable Setup Time for the Input Data Register	0.45	0.53	ns
$t_{\text{IHE}}$	Enable Hold Time for the Input Data Register	0.00	0.00	ns
$t_{\text{ICLR2Q}}$	Asynchronous Clear-to-Q of the Input Data Register	0.55	0.64	ns
$t_{\text{IPRE2Q}}$	Asynchronous Preset-to-Q of the Input Data Register	0.55	0.64	ns
$t_{\text{IREMCLR}}$	Asynchronous Clear Removal Time for the Input Data Register	0.00	0.00	ns
$t_{\text{IRECCLR}}$	Asynchronous Clear Recovery Time for the Input Data Register	0.27	0.31	ns
$t_{\text{IREMPRE}}$	Asynchronous Preset Removal Time for the Input Data Register	0.00	0.00	ns
$t_{\text{IRECPRE}}$	Asynchronous Preset Recovery Time for the Input Data Register	0.27	0.31	ns
$t_{\text{IWCLR}}$	Asynchronous Clear Minimum Pulse Width for the Input Data Register	0.25	0.30	ns
$t_{\text{WPRE}}$	Asynchronous Preset Minimum Pulse Width for the Input Data Register	0.25	0.30	ns
$t_{\text{CKMPWH}}$	Clock Minimum Pulse Width HIGH for the Input Data Register	0.41	0.48	ns
$t_{\text{CKMPWL}}$	Clock Minimum Pulse Width LOW for the Input Data Register	0.37	0.43	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

### Timing Characteristics

**Table 2-178 • Output Enable Register Propagation Delays**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{OECLKQ}$	Clock-to-Q of the Output Enable Register	0.62	0.72	ns
$t_{OESUD}$	Data Setup Time for the Output Enable Register	0.43	0.51	ns
$t_{OEHD}$	Data Hold Time for the Output Enable Register	0.00	0.00	ns
$t_{OESUE}$	Enable Setup Time for the Output Enable Register	0.60	0.71	ns
$t_{OEHE}$	Enable Hold Time for the Output Enable Register	0.00	0.00	ns
$t_{OECLR2Q}$	Asynchronous Clear-to-Q of the Output Enable Register	0.92	1.08	ns
$t_{OEPRE2Q}$	Asynchronous Preset-to-Q of the Output Enable Register	0.92	1.08	ns
$t_{OEREMCLR}$	Asynchronous Clear Removal Time for the Output Enable Register	0.00	0.00	ns
$t_{OERECCR}$	Asynchronous Clear Recovery Time for the Output Enable Register	0.31	0.36	ns
$t_{OEREMPRE}$	Asynchronous Preset Removal Time for the Output Enable Register	0.00	0.00	ns
$t_{OERECPRE}$	Asynchronous Preset Recovery Time for the Output Enable Register	0.31	0.36	ns
$t_{OEWCLR}$	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.19	0.22	ns
$t_{OEWPRE}$	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.19	0.22	ns
$t_{OECKMPWH}$	Clock Minimum Pulse Width HIGH for the Output Enable Register	0.31	0.36	ns
$t_{OECKMPWL}$	Clock Minimum Pulse Width LOW for the Output Enable Register	0.28	0.32	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-179 • Output Enable Register Propagation Delays**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , VCC = 1.425 V for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{OECLKQ}$	Clock-to-Q of the Output Enable Register	0.47	0.55	ns
$t_{OESUD}$	Data Setup Time for the Output Enable Register	0.33	0.39	ns
$t_{OEHD}$	Data Hold Time for the Output Enable Register	0.00	0.00	ns
$t_{OESUE}$	Enable Setup Time for the Output Enable Register	0.46	0.54	ns
$t_{OEHE}$	Enable Hold Time for the Output Enable Register	0.00	0.00	ns
$t_{OECLR2Q}$	Asynchronous Clear-to-Q of the Output Enable Register	0.70	0.83	ns
$t_{OEPRE2Q}$	Asynchronous Preset-to-Q of the Output Enable Register	0.70	0.83	ns
$t_{OEREMCLR}$	Asynchronous Clear Removal Time for the Output Enable Register	0.00	0.00	ns
$t_{OERECCR}$	Asynchronous Clear Recovery Time for the Output Enable Register	0.24	0.28	ns
$t_{OEREMPRE}$	Asynchronous Preset Removal Time for the Output Enable Register	0.00	0.00	ns
$t_{OERECPRE}$	Asynchronous Preset Recovery Time for the Output Enable Register	0.24	0.28	ns
$t_{OEWCLR}$	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.19	0.22	ns
$t_{OEWPRE}$	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.19	0.22	ns
$t_{OECKMPWH}$	Clock Minimum Pulse Width HIGH for the Output Enable Register	0.31	0.36	ns
$t_{OECKMPWL}$	Clock Minimum Pulse Width LOW for the Output Enable Register	0.28	0.32	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-187 • Output DDR Propagation Delays**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{CC} = 1.425 \text{ V}$  for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{DDROCLKQ}$	Clock-to-Out of DDR for Output DDR	0.74	0.87	ns
$t_{DDRISUD1}$	Data_F Data Setup for Output DDR	0.40	0.47	ns
$t_{DDROSUD2}$	Data_R Data Setup for Output DDR	0.40	0.47	ns
$t_{DDROHD1}$	Data_F Data Hold for Output DDR	0.00	0.00	ns
$t_{DDROHD2}$	Data_R Data Hold for Output DDR	0.00	0.00	ns
$t_{DDROCLR2Q}$	Asynchronous Clear-to-Out for Output DDR	0.85	1.00	ns
$t_{DDROREMCLR}$	Asynchronous Clear Removal Time for Output DDR	0.00	0.00	ns
$t_{DDRORECCR}$	Asynchronous Clear Recovery Time for Output DDR	0.24	0.28	ns
$t_{DDROWCLR1}$	Asynchronous Clear Minimum Pulse Width for Output DDR	0.19	0.22	ns
$t_{DDROCKMPWH}$	Clock Minimum Pulse Width HIGH for the Output DDR	0.31	0.36	ns
$t_{DDROCKMPWL}$	Clock Minimum Pulse Width LOW for the Output DDR	0.28	0.32	ns
$F_{DDROMAX}$	Maximum Frequency for the Output DDR	250	250	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-188 • Output DDR Propagation Delays**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case  $V_{CC} = 1.425 \text{ V}$  for A3P250 and A3P1000

Parameter	Description	-1	Std.	Units
$t_{DDROCLKQ}$	Clock-to-Out of DDR for Output DDR	0.84	0.99	ns
$t_{DDRISUD1}$	Data_F Data Setup for Output DDR	0.46	0.54	ns
$t_{DDROSUD2}$	Data_R Data Setup for Output DDR	0.46	0.54	ns
$t_{DDROHD1}$	Data_F Data Hold for Output DDR	0.00	0.00	ns
$t_{DDROHD2}$	Data_R Data Hold for Output DDR	0.00	0.00	ns
$t_{DDROCLR2Q}$	Asynchronous Clear-to-Out for Output DDR	0.96	1.13	ns
$t_{DDROREMCLR}$	Asynchronous Clear Removal Time for Output DDR	0.00	0.00	ns
$t_{DDRORECCR}$	Asynchronous Clear Recovery Time for Output DDR	0.27	0.31	ns
$t_{DDROWCLR1}$	Asynchronous Clear Minimum Pulse Width for Output DDR	0.25	0.30	ns
$t_{DDROCKMPWH}$	Clock Minimum Pulse Width HIGH for the Output DDR	0.41	0.48	ns
$t_{DDROCKMPWL}$	Clock Minimum Pulse Width LOW for the Output DDR	0.37	0.43	ns
$F_{DDROMAX}$	Maximum Frequency for the Output DDR	309	263	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

## Timing Characteristics

**Table 2-189 • Combinatorial Cell Propagation Delays**

Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L

Combinatorial Cell	Equation	Parameter	-1	Std.	Units
INV	$Y = !A$	$t_{PD}$	0.56	0.65	ns
AND2	$Y = A \cdot B$	$t_{PD}$	0.65	0.77	ns
NAND2	$Y = !(A \cdot B)$	$t_{PD}$	0.65	0.77	ns
OR2	$Y = A + B$	$t_{PD}$	0.67	0.79	ns
NOR2	$Y = !(A + B)$	$t_{PD}$	0.67	0.79	ns
XOR2	$Y = A \oplus B$	$t_{PD}$	1.02	1.20	ns
MAJ3	$Y = MAJ(A, B, C)$	$t_{PD}$	0.97	1.14	ns
XOR3	$Y = A \oplus B \oplus C$	$t_{PD}$	1.21	1.42	ns
MUX2	$Y = A IS + B S$	$t_{PD}$	0.70	0.82	ns
AND3	$Y = A \cdot B \cdot C$	$t_{PD}$	0.78	0.91	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-190 • Combinatorial Cell Propagation Delays**

Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , VCC = 1.425 V for any A3PE600L/A3PE3000L

Combinatorial Cell	Equation	Parameter	-1	Std.	Units
INV	$Y = !A$	$t_{PD}$	0.43	0.50	ns
AND2	$Y = A \cdot B$	$t_{PD}$	0.50	0.59	ns
NAND2	$Y = !(A \cdot B)$	$t_{PD}$	0.50	0.59	ns
OR2	$Y = A + B$	$t_{PD}$	0.51	0.61	ns
NOR2	$Y = !(A + B)$	$t_{PD}$	0.51	0.61	ns
XOR2	$Y = A \oplus B$	$t_{PD}$	0.78	0.92	ns
MAJ3	$Y = MAJ(A, B, C)$	$t_{PD}$	0.74	0.87	ns
XOR3	$Y = A \oplus B \oplus C$	$t_{PD}$	0.93	1.09	ns
MUX2	$Y = A IS + B S$	$t_{PD}$	0.54	0.63	ns
AND3	$Y = A \cdot B \cdot C$	$t_{PD}$	0.59	0.70	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-193 • Register Delays**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{CC} = 1.425 \text{ V}$  for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{CLKQ}$	Clock-to-Q of the Core Register	0.58	0.69	ns
$t_{SUD}$	Data Setup Time for the Core Register	0.45	0.53	ns
$t_{HD}$	Data Hold Time for the Core Register	0.00	0.00	ns
$t_{SUE}$	Enable Setup Time for the Core Register	0.48	0.57	ns
$t_{HE}$	Enable Hold Time for the Core Register	0.00	0.00	ns
$t_{CLR2Q}$	Asynchronous Clear-to-Q of the Core Register	0.42	0.50	ns
$t_{PRE2Q}$	Asynchronous Preset-to-Q of the Core Register	0.42	0.50	ns
$t_{REMCLR}$	Asynchronous Clear Removal Time for the Core Register	0.00	0.00	ns
$t_{RECCR}$	Asynchronous Clear Recovery Time for the Core Register	0.24	0.28	ns
$t_{REMPRE}$	Asynchronous Preset Removal Time for the Core Register	0.00	0.00	ns
$t_{RECPRE}$	Asynchronous Preset Recovery Time for the Core Register	0.24	0.28	ns
$t_{WCLR}$	Asynchronous Clear Minimum Pulse Width for the Core Register	0.30	0.34	ns
$t_{WPRE}$	Asynchronous Preset Minimum Pulse Width for the Core Register	0.30	0.34	ns
$t_{CKMPWH}$	Clock Minimum Pulse Width HIGH for the Core Register	0.56	0.64	ns
$t_{CKMPWL}$	Clock Minimum Pulse Width LOW for the Core Register	0.56	0.64	ns

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-205 • RAM4K9**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V for A3P250 and A3P1000

Parameter	Description	-1	Std.	Units
$t_{AS}$	Address setup time	0.30	0.35	ns
$t_{AH}$	Address hold time	0.00	0.00	ns
$t_{ENS}$	REN, WEN setup time	0.17	0.20	ns
$t_{ENH}$	REN, WEN hold time	0.12	0.14	ns
$t_{BKS}$	BLK setup time	0.28	0.33	ns
$t_{BKH}$	BLK hold time	0.02	0.03	ns
$t_{DS}$	Input data (DIN) setup time	0.22	0.26	ns
$t_{DH}$	Input data (DIN) hold time	0.00	0.00	ns
$t_{CKQ1}$	Clock High to new data valid on DOUT (output retained, WMODE = 0)	2.84	2.53	ns
	Clock High to new data valid on DOUT (flow-through, WMODE = 1)	2.15	3.33	ns
$t_{CKQ2}$	Clock High to new data valid on DOUT (pipelined)	1.08	1.27	ns
$t_{C2CWWL}$	Address collision clk-to-clk delay for reliable write after write on same address – applicable to closing edge	0.28	0.33	ns
$t_{C2CWWH}$	Address collision clk-to-clk delay for reliable write after write on same address – applicable to rising edge	0.26	0.30	ns
$t_{C2CRWH}$	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.38	0.45	ns
$t_{C2CWRH}$	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.42	0.49	ns
$t_{RSTBQ}$	RESET Low to data out Low on DOUT (flow-through)	1.11	1.31	ns
	RESET Low to data out Low on DOUT (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET minimum pulse width	0.26	0.30	ns
$t_{CYC}$	Clock cycle time	3.89	4.57	ns
$F_{MAX}$	Maximum frequency	257	219	MHz

**Note:** For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

**Table 2-207 • RAM512X18**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ ,  $V_{CC} = 1.425 \text{ V}$  for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{AS}$	Address setup time	0.26	0.31	ns
$t_{AH}$	Address hold time	0.00	0.00	ns
$t_{ENS}$	REN, WEN setup time	0.10	0.11	ns
$t_{ENH}$	REN, WEN hold time	0.06	0.07	ns
$t_{DS}$	Input data (WD) setup time	0.19	0.23	ns
$t_{DH}$	Input data (WD) hold time	0.00	0.00	ns
$t_{CKQ1}$	Clock High to new data valid on RD (output retained, WMODE = 0)	2.29	2.69	ns
$t_{CKQ2}$	Clock High to new data valid on RD (pipelined)	0.95	1.12	ns
$t_{C2CRWH}$	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.18	0.21	ns
$t_{C2CWRH}$	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.21	0.25	ns
$t_{RSTBQ}$	RESET Low to data out Low on RD (flow through)	0.98	1.15	ns
	RESET Low to data out Low on RD (pipelined)	0.98	1.15	ns
$t_{REMRSTB}$	RESET removal	0.30	0.36	ns
$t_{RECRSTB}$	RESET recovery	1.59	1.87	ns
$t_{MPWRSTB}$	RESET minimum pulse width	0.59	0.67	ns
$t_{CYC}$	Clock cycle time	5.39	6.20	ns
$F_{MAX}$	Maximum frequency	185	161	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

**Table 2-208 • RAM512X18**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.425 V for A3P250 and A3P1000

Parameter	Description	-1	Std.	Units
$t_{AS}$	Address setup time	0.30	0.35	ns
$t_{AH}$	Address hold time	0.00	0.00	ns
$t_{ENS}$	REN, WEN setup time	0.11	0.13	ns
$t_{ENH}$	REN, WEN hold time	0.07	0.08	ns
$t_{DS}$	Input data (WD) setup time	0.22	0.26	ns
$t_{DH}$	Input data (WD) hold time	0.00	0.00	ns
$t_{CKQ1}$	Clock High to new data valid on RD (output retained, WMODE = 0)	2.60	3.06	ns
$t_{CKQ2}$	Clock High to new data valid on RD (pipelined)	1.08	1.27	ns
$t_{C2CRWH}$	Address collision clk-to-clk delay for reliable read access after write on same address – applicable to opening edge	0.43	0.50	ns
$t_{C2CWRH}$	Address collision clk-to-clk delay for reliable write access after read on same address – applicable to opening edge	0.50	0.59	ns
$t_{RSTBQ}$	RESET Low to data out Low on RD (flow through)	1.11	1.31	ns
	RESET Low to data out Low on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET minimum pulse width	0.26	0.30	ns
$t_{CYC}$	Clock cycle time	3.89	4.57	ns
$F_{MAX}$	Maximum frequency	257	219	MHz


*Note:* For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.

**Table 2-211 • FIFO Worst Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , VCC = 1.425 V for A3P1000**

Parameter	Description	-1	Std.	Units
$t_{ENS}$	REN, WEN Setup Time	1.66	1.95	ns
$t_{ENH}$	REN, WEN Hold Time	0.00	0.00	ns
$t_{BKS}$	BLK Setup Time	1.66	1.95	ns
$t_{BKH}$	BLK Hold Time	0.00	0.00	ns
$t_{DS}$	Input Data (WD) Setup Time	0.22	0.26	ns
$t_{DH}$	Input Data (WD) Hold Time	0.00	0.00	ns
$t_{CKQ1}$	Clock HIGH to New Data Valid on RD (flow-through)	2.84	3.33	ns
$t_{CKQ2}$	Clock HIGH to New Data Valid on RD (pipelined)	1.08	1.27	ns
$t_{RCKEF}$	RCLK HIGH to Empty Flag Valid	2.07	2.43	ns
$t_{WCKFF}$	WCLK HIGH to Full Flag Valid	1.96	2.31	ns
$t_{CKAF}$	Clock HIGH to Almost Empty/Full Flag Valid	7.45	8.76	ns
$t_{RSTFG}$	RESET LOW to Empty/Full Flag Valid	2.04	2.40	ns
$t_{RSTAFT}$	RESET LOW to Almost Empty/Full Flag Valid	7.38	8.67	ns
$t_{RSTBQ}$	RESET LOW to Data Out LOW on RD (flow-through)	1.11	1.31	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET Removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET Recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.26	0.30	ns
$t_{CYC}$	Clock Cycle Time	3.89	4.57	ns
$F_{MAX}$	Maximum Frequency for FIFO	257	219	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

## Embedded FlashROM Characteristics



**Figure 2-55 • Timing Diagram**

### Timing Characteristics

**Table 2-217 • Embedded FlashROM Access Time Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case  
VCC = 1.14 V for A3PE600L and A3PE3000L**

Parameter	Description	-1	Std.	Units
$t_{SU}$	Address Setup Time	0.74	0.87	ns
$t_{HOLD}$	Address Hold Time	0.00	0.00	ns
$t_{CK2Q}$	Clock to Out	16.18	19.02	ns
$F_{MAX}$	Maximum Clock Frequency	15	15	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-218 • Embedded FlashROM Access Time Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , VCC = 1.425 V for A3PE600L and A3PE3000L**

Parameter	Description	-1	Std.	Units
$t_{SU}$	Address Setup Time	0.58	0.68	ns
$t_{HOLD}$	Address Hold Time	0.00	0.00	ns
$t_{CK2Q}$	Clock to Out	12.77	15.01	ns
$F_{MAX}$	Maximum Clock Frequency	15	15	MHz


*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-219 • Embedded FlashROM Access Time Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case  
VCC = 1.425 V for A3P250 and A3P1000**

Parameter	Description	-1	Std.	Units
$t_{SU}$	Address Setup Time	0.64	0.75	ns
$t_{HOLD}$	Address Hold Time	0.00	0.00	ns
$t_{CK2Q}$	Clock to Out	19.54	22.97	ns
$F_{MAX}$	Maximum Clock Frequency	15	15	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

## FG256



*Note:* This is the bottom view of the package.

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at  
<http://www.microsemi.com/products/fpga-soc/solutions>.

<b>FG256</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
H3	GFB1/IO208PPB3
H4	VCOMPLF
H5	GFC0/IO209NPB3
H6	VCC
H7	GND
H8	GND
H9	GND
H10	GND
H11	VCC
H12	GCC0/IO91NPB1
H13	GCB1/IO92PPB1
H14	GCA0/IO93NPB1
H15	IO96NPB1
H16	GCB0/IO92NPB1
J1	GFA2/IO206PSB3
J2	GFA1/IO207PDB3
J3	VCCPLF
J4	IO205NDB3
J5	GFB2/IO205PDB3
J6	VCC
J7	GND
J8	GND
J9	GND
J10	GND
J11	VCC
J12	GCB2/IO95PPB1
J13	GCA1/IO93PPB1
J14	GCC2/IO96PPB1
J15	IO100PPB1
J16	GCA2/IO94PSB1
K1	GFC2/IO204PDB3
K2	IO204NDB3
K3	IO203NDB3
K4	IO203PDB3
K5	VCCIB3
K6	VCC
K7	GND
K8	GND

<b>FG256</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
K9	GND
K10	GND
K11	VCC
K12	VCCIB1
K13	IO95NPB1
K14	IO100NPB1
K15	IO102NDB1
K16	IO102PDB1
L1	IO202NDB3
L2	IO202PDB3
L3	IO196PPB3
L4	IO193PPB3
L5	VCCIB3
L6	GND
L7	VCC
L8	VCC
L9	VCC
L10	VCC
L11	GND
L12	VCCIB1
L13	GDB0/IO112NPB1
L14	IO106NDB1
L15	IO106PDB1
L16	IO107PDB1
M1	IO197NSB3
M2	IO196NPB3
M3	IO193NPB3
M4	GEC0/IO190NPB3
M5	VMV3
M6	VCCIB2
M7	VCCIB2
M8	IO147RSB2
M9	IO136RSB2
M10	VCCIB2
M11	VCCIB2
M12	VMV2
M13	IO110NDB1
M14	GDB1/IO112PPB1

<b>FG256</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
M15	GDC1/IO111PDB1
M16	IO107NDB1
N1	IO194PSB3
N2	IO192PPB3
N3	GEC1/IO190PPB3
N4	IO192NPB3
N5	GNDQ
N6	GEA2/IO187RSB2
N7	IO161RSB2
N8	IO155RSB2
N9	IO141RSB2
N10	IO129RSB2
N11	IO124RSB2
N12	GNDQ
N13	IO110PDB1
N14	VJTAG
N15	GDC0/IO111NDB1
N16	GDA1/IO113PDB1
P1	GEB1/IO189PDB3
P2	GEB0/IO189NDB3
P3	VMV2
P4	IO179RSB2
P5	IO171RSB2
P6	IO165RSB2
P7	IO159RSB2
P8	IO151RSB2
P9	IO137RSB2
P10	IO134RSB2
P11	IO128RSB2
P12	VMV1
P13	TCK
P14	VPUMP
P15	TRST
P16	GDA0/IO113NDB1
R1	GEA1/IO188PDB3
R2	GEA0/IO188NDB3
R3	IO184RSB2
R4	GEC2/IO185RSB2

<b>FG484</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
R8	VMV3
R9	VCCIB2
R10	VCCIB2
R11	IO147RSB2
R12	IO136RSB2
R13	VCCIB2
R14	VCCIB2
R15	VMV2
R16	IO110NDB1
R17	GDB1/IO112PPB1
R18	GDC1/IO111PDB1
R19	IO107NDB1
R20	VCC
R21	IO104NDB1
R22	IO105PDB1
T1	IO198PDB3
T2	IO198NDB3
T3	NC
T4	IO194PPB3
T5	IO192PPB3
T6	GEC1/IO190PPB3
T7	IO192NPB3
T8	GNDQ
T9	GEA2/IO187RSB2
T10	IO161RSB2
T11	IO155RSB2
T12	IO141RSB2
T13	IO129RSB2
T14	IO124RSB2
T15	GNDQ
T16	IO110PDB1
T17	VJTAG
T18	GDC0/IO111NDB1
T19	GDA1/IO113PDB1
T20	NC

<b>FG484</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
T21	IO108PDB1
T22	IO105NDB1
U1	IO195PDB3
U2	IO195NDB3
U3	IO194NPB3
U4	GEB1/IO189PDB3
U5	GEB0/IO189NDB3
U6	VMV2
U7	IO179RSB2
U8	IO171RSB2
U9	IO165RSB2
U10	IO159RSB2
U11	IO151RSB2
U12	IO137RSB2
U13	IO134RSB2
U14	IO128RSB2
U15	VMV1
U16	TCK
U17	VPUMP
U18	TRST
U19	GDA0/IO113NDB1
U20	NC
U21	IO108NDB1
U22	IO109PDB1
V1	NC
V2	NC
V3	GND
V4	GEA1/IO188PDB3
V5	GEA0/IO188NDB3
V6	IO184RSB2
V7	GEC2/IO185RSB2
V8	IO168RSB2
V9	IO163RSB2
V10	IO157RSB2
V11	IO149RSB2

<b>FG484</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
V12	IO143RSB2
V13	IO138RSB2
V14	IO131RSB2
V15	IO125RSB2
V16	GDB2/IO115RSB2
V17	TDI
V18	GNDQ
V19	TDO
V20	GND
V21	NC
V22	IO109NDB1
W1	NC
W2	IO191PDB3
W3	NC
W4	GND
W5	IO183RSB2
W6	GEB2/IO186RSB2
W7	IO172RSB2
W8	IO170RSB2
W9	IO164RSB2
W10	IO158RSB2
W11	IO153RSB2
W12	IO142RSB2
W13	IO135RSB2
W14	IO130RSB2
W15	GDC2/IO116RSB2
W16	IO120RSB2
W17	GDA2/IO114RSB2
W18	TMS
W19	GND
W20	NC
W21	NC
W22	NC
Y1	VCCIB3
Y2	IO191NDB3