

Welcome to [E-XFL.COM](#)

### **Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	516096
Number of I/O	341
Number of Gates	3000000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TJ)
Package / Case	484-BGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/m1a3pe3000l-fg484m">https://www.e-xfl.com/product-detail/microchip-technology/m1a3pe3000l-fg484m</a>

## Power per I/O Pin

**Table 2-14 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings  
Applicable to Pro I/Os for A3PE600L and A3PE3000L Only**

	VCCI (V)	Static Power PDC6 (mW) <sup>1</sup>	Dynamic Power PAC9 ( $\mu$ W/MHz) <sup>2</sup>
<b>Single-Ended</b>			
3.3 V LVTT/LVCMOS	3.3	–	16.34
3.3 V LVTT/LVCMOS – Schmitt trigger	3.3	–	24.49
3.3 V LVCMOS Wide Range	3.3	–	16.34
3.3 V LVCMOS – Schmitt trigger Wide Range	3.3	–	24.49
2.5 V LVCMOS	2.5	–	4.71
2.5 V LVCMOS – Schmitt trigger	2.5	–	6.13
1.8 V LVCMOS	1.8	–	1.66
1.8 V LVCMOS – Schmitt trigger	1.8	–	1.78
1.5 V LVCMOS (JESD8-11)	1.5	–	1.01
1.5 V LVCMOS (JESD8-11) – Schmitt trigger	1.5	–	0.97
1.2 V LVCMOS	1.2	–	0.60
1.2 V LVCMOS (JESD8-11) – Schmitt trigger	1.2	–	0.53
1.2 V LVCMOS Wide Range	1.2	–	0.60
1.2 V LVCMOS Schmitt trigger Wide Range	1.2	–	0.53
3.3 V PCI	3.3	–	17.76
3.3 V PCI – Schmitt trigger	3.3	–	19.10
3.3 V PCI-X	3.3	–	17.76
3.3 V PCI-X – Schmitt trigger	3.3	–	19.10
<b>Voltage-Referenced</b>			
3.3 V GTL	3.3	2.90	7.14
2.5 V GTL	2.5	2.13	3.54
3.3 V GTL+	3.3	2.81	2.91
2.5 V GTL+	2.5	2.57	2.61
HSTL (I)	1.5	0.17	0.79
HSTL (II)	1.5	0.17	0.79
SSTL2 (I)	2.5	1.38	3.26
SSTL2 (II)	2.5	1.38	3.26
SSTL3 (I)	3.3	3.21	7.97
SSTL3 (II)	3.3	3.21	7.97
<b>Differential</b>			
LVDS	2.5	2.26	0.89
LVPECL	3.3	5.71	1.94

**Notes:**

1. PDC6 is the static power (where applicable) measured on VCCI.
2. PAC9 is the total dynamic power measured on VCCI.

### 3.3 V LVCMOS Wide Range

**Table 2-58 • Minimum and Maximum DC Input and Output Levels  
Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only**

3.3 V LVCMOS Wide Range	Equiv. Software Default Drive Strength	VIL		VIH		VOL	VOH	IOL	IOH	IOSL	IOSH	IIL <sup>2</sup>	IIH <sup>3</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μA	μA	Max. mA <sup>4</sup>	Max. mA <sup>4</sup>	Max. μA <sup>5</sup>	μA <sup>5</sup>	
100 μA	2 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	25	27	15	15
100 μA	4 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	25	27	15	15
100 μA	6 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	51	54	15	15
100 μA	12 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	103	109	15	15
100 μA	16 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	132	127	15	15
100 μA	24 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	268	181	15	15

*Notes:*

1. Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will not operate at the equivalent software default drive strength. These values are for normal ranges only.
2.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where  $-0.3 \text{ V} < \text{VIN} < \text{VIL}$ .
3.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions  $\text{VIH} < \text{VIN} < \text{VCCI}$ . Input current is larger when operating outside recommended ranges
4. Currents are measured at 125°C junction temperature.
5. All LVMCOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-A specification.
6. Software default selection highlighted in gray.

**Table 2-59 • Minimum and Maximum DC Input and Output Levels  
Applicable to Advanced I/O Banks**

3.3 V LVCMOS Wide Range	Equiv. Software Default Drive Strength	VIL		VIH		VOL	VOH	IOL	IOH	IOSL	IOSH	IIL <sup>2</sup>	IIH <sup>3</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	μA	μA	Max. mA <sup>4</sup>	Max. mA <sup>4</sup>	Max. μA <sup>5</sup>	μA <sup>5</sup>	
100 μA	2 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	25	27	15	15
100 μA	4 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	25	27	15	15
100 μA	6 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	51	54	15	15
100 μA	8 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	51	54	15	15
100 μA	12 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	103	109	15	15
100 μA	16 mA	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	100	100	132	127	15	15

*Notes:*


1. Note that 3.3 V LVCMOS wide range is applicable to 100 μA drive strength only. The configuration will NOT operate at the equivalent software default drive strength. These values are for Normal Ranges ONLY.
2.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where  $-0.3 \text{ V} < \text{VIN} < \text{VIL}$ .
3.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions  $\text{VIH} < \text{VIN} < \text{VCCI}$ . Input current is larger when operating outside recommended ranges
4. Currents are measured at 125°C junction temperature.
5. All LVMCOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-A specification.
6. Software default selection highlighted in gray.

**Table 2-72 • Minimum and Maximum DC Input and Output Levels  
Applicable to Standard Plus I/O Banks for A3P250 and A3P1000 Only**

2.5 V LVC MOS	VIL		VIH		VOL	VOH	I <sub>OL</sub>	I <sub>OH</sub>	I <sub>OSL</sub>	I <sub>OSH</sub>	I <sub>IL</sub> <sup>1</sup>	I <sub>IH</sub> <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	µA <sup>4</sup>	µA <sup>5</sup>
2 mA	-0.3	0.7	1.7	2.7	0.7	1.7	2	2	16	18	15	15
4 mA	-0.3	0.7	1.7	2.7	0.7	1.7	4	4	16	18	15	15
6 mA	-0.3	0.7	1.7	2.7	0.7	1.7	6	6	32	37	15	15
8 mA	-0.3	0.7	1.7	2.7	0.7	1.7	8	8	32	37	15	15
12 mA	-0.3	0.7	1.7	2.7	0.7	1.7	12	12	65	74	15	15

**Notes:**

1.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where  $-0.3 \text{ V} < V_{IN} < V_{IL}$ .
2.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges.
3. Currents are measured at  $100^\circ\text{C}$  junction temperature and maximum voltage.
4. Currents are measured at  $125^\circ\text{C}$  junction temperature.
5. Software default selection highlighted in gray.



**Figure 2-9 • AC Loading**

**Table 2-73 • AC Waveforms, Measuring Points, and Capacitive Loads**

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (Typ) (V)	C <sub>LOAD</sub> (pF)
0	2.5	1.2	-	5

Note: \*Measuring point =  $V_{trip}$ . See Table 2-29 on page 2-25 for a complete table of trip points.

## 1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

**Table 2-82 • Minimum and Maximum DC Input and Output Levels  
Applicable to Pro I/Os for A3PE600L and A3PE3000L Only**

1.8 V LVCMOS	VIL		VIH		VOL	VOH	I <sub>OL</sub>	I <sub>OH</sub>	I <sub>OSL</sub>	I <sub>OSH</sub>	I <sub>IL</sub> <sup>1</sup>	I <sub>IH</sub> <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	2	2	9	11	15	15
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	4	4	17	22	15	15
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	6	6	35	44	15	15
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	8	8	45	51	15	15
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	12	12	91	74	15	15
16 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI - 0.45	16	16	91	74	15	15

**Notes:**

1.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where  $-0.3 \text{ V} < \text{VIN} < \text{VIL}$ .
2.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions  $\text{VIH} < \text{VIN} < \text{VCCI}$ . Input current is larger when operating outside recommended ranges
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 125°C junction temperature.
5. Software default selection highlighted in gray.

**Table 2-83 • Minimum and Maximum DC Input and Output Levels  
Applicable to Advanced I/O Banks**

1.8 V LVCMOS	VIL		VIH		VOL	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>	I <sub>OSL</sub>	I <sub>OSH</sub>	I <sub>IL</sub> <sup>1</sup>	I <sub>IH</sub> <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	2	2	9	11	15	15
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	4	4	17	22	15	15
6 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	6	6	35	44	15	15
8 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	8	8	45	51	15	15
12 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	12	12	91	74	15	15
16 mA	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI - 0.45	16	16	91	74	15	15

**Notes:**

1.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where  $-0.3 \text{ V} < \text{VIN} < \text{VIL}$ .
2.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions  $\text{VIH} < \text{VIN} < \text{VCCI}$ . Input current is larger when operating outside recommended ranges
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 125°C junction temperature.
5. Software default selection highlighted in gray.

## 1.2 V LVCMOS (JESD8-12A)


Low-Voltage CMOS for 1.2 V complies with the LVCMOS standard JESD8-12A for general purpose 1.2 V applications. It uses a 1.2 V input buffer and a push-pull output buffer.

**Table 2-106 • Minimum and Maximum DC Input and Output Levels  
Applicable to Pro I/O Banks for A3PE600L and A3PE3000L Only**

1.2 V LVCMOS <sup>1</sup>	VIL		VIH		VOL	VOH	I <sub>OL</sub>	I <sub>OH</sub>	I <sub>OSH</sub>	I <sub>OSL</sub>	I <sub>IL</sub> <sup>2</sup>	I <sub>IH</sub> <sup>3</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. <sup>4</sup> mA	Max. <sup>4</sup> mA	μA <sup>5</sup>	μA <sup>5</sup>
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2	TBD	TBD	15	15

**Notes:**

1. Applicable to A3PE600L and A3PE3000L devices only.
2.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where  $-0.3 \text{ V} < V_{IN} < V_{IL}$ .
3.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions  $V_{IH} < V_{IN} < V_{CCI}$ . Input current is larger when operating outside recommended ranges
4. Currents are measured at  $100^\circ\text{C}$  junction temperature and maximum voltage.
5. Currents are measured at  $125^\circ\text{C}$  junction temperature.
6. Software default selection highlighted in gray.



**Figure 2-12 • AC Loading**

**Table 2-107 • AC Waveforms, Measuring Points, and Capacitive Loads**

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (Typ) (V)	C <sub>LOAD</sub> (pF)
0	1.2	0.6	-	5

*Note:* \*Measuring point =  $V_{trip}$ . See Table 2-29 on page 2-25 for a complete table of trip points.

### 3.3 V PCI, 3.3 V PCI-X

Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.


**Table 2-114 • Minimum and Maximum DC Input and Output Levels**

3.3 V PCI/PCI-X	VIL		VIH		VOL	VOH	I <sub>OL</sub>	I <sub>OH</sub>	I <sub>OSL</sub>	I <sub>OSH</sub>	I <sub>IL</sub> <sup>1</sup>	I <sub>IH</sub> <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
Per PCI specification	Per PCI curves										15	15

*Notes:*

1.  $I_{IL}$  is the input leakage current per I/O pin over recommended operation conditions where  $-0.3 \text{ V} < \text{VIN} < \text{VIL}$ .
2.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions  $\text{VIH} < \text{VIN} < \text{VCCI}$ . Input current is larger when operating outside recommended ranges.
3. Currents are measured at 100°C junction temperature and maximum voltage.
4. Currents are measured at 125°C junction temperature.

AC loadings are defined per the PCI/PCI-X specifications for the database; Microsemi loadings for enable path characterization are described in [Figure 2-14](#).



**Figure 2-14 • AC Loading**

AC loadings are defined per PCI/PCI-X specifications for the datapath; Microsemi loading for tristate is described in [Table 2-115](#).

**Table 2-115 • AC Waveforms, Measuring Points, and Capacitive Loads**

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (Typ) (V)	C <sub>LOAD</sub> (pF)
0	3.3	0.285 * VCCI for t <sub>DP(R)</sub> 0.615 * VCCI for t <sub>DP(F)</sub>		10

*Note:* \*Measuring point =  $V_{trip}$ . See [Table 2-29](#) on page [2-25](#) for a complete table of trip points.

### **Timing Characteristics**

**Table 2-175 • Output Data Register Propagation Delays**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{OCLKQ}$	Clock-to-Q of the Output Data Register	0.81	0.96	ns
$t_{OSUD}$	Data Setup Time for the Output Data Register	0.43	0.51	ns
$t_{OHD}$	Data Hold Time for the Output Data Register	0.00	0.00	ns
$t_{OSUE}$	Enable Setup Time for the Output Data Register	0.61	0.71	ns
$t_{OHE}$	Enable Hold Time for the Output Data Register	0.00	0.00	ns
$t_{OCLR2Q}$	Asynchronous Clear-to-Q of the Output Data Register	1.11	1.31	ns
$t_{OPRE2Q}$	Asynchronous Preset-to-Q of the Output Data Register	1.11	1.31	ns
$t_{OREMCLR}$	Asynchronous Clear Removal Time for the Output Data Register	0.00	0.00	ns
$t_{ORECCLR}$	Asynchronous Clear Recovery Time for the Output Data Register	0.31	0.36	ns
$t_{OREMPRE}$	Asynchronous Preset Removal Time for the Output Data Register	0.00	0.00	ns
$t_{ORECPRE}$	Asynchronous Preset Recovery Time for the Output Data Register	0.31	0.36	ns
$t_{OWCLR}$	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.19	0.22	ns
$t_{OWPRE}$	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.19	0.22	ns
$t_{OCKMPWH}$	Clock Minimum Pulse Width HIGH for the Output Data Register	0.31	0.36	ns
$t_{OCKMPWL}$	Clock Minimum Pulse Width LOW for the Output Data Register	0.28	0.32	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-176 • Output Data Register Propagation Delays**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , VCC = 1.425 V for A3PE600L and A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{OCLKQ}$	Clock-to-Q of the Output Data Register	0.62	0.73	ns
$t_{OSUD}$	Data Setup Time for the Output Data Register	0.33	0.39	ns
$t_{OHD}$	Data Hold Time for the Output Data Register	0.00	0.00	ns
$t_{OSUE}$	Enable Setup Time for the Output Data Register	0.46	0.55	ns
$t_{OHE}$	Enable Hold Time for the Output Data Register	0.00	0.00	ns
$t_{OCLR2Q}$	Asynchronous Clear-to-Q of the Output Data Register	0.85	1.00	ns
$t_{OPRE2Q}$	Asynchronous Preset-to-Q of the Output Data Register	0.85	1.00	ns
$t_{OREMCLR}$	Asynchronous Clear Removal Time for the Output Data Register	0.00	0.00	ns
$t_{ORECCLR}$	Asynchronous Clear Recovery Time for the Output Data Register	0.24	0.28	ns
$t_{OREMPRE}$	Asynchronous Preset Removal Time for the Output Data Register	0.00	0.00	ns
$t_{ORECPRE}$	Asynchronous Preset Recovery Time for the Output Data Register	0.24	0.28	ns
$t_{OWCLR}$	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.19	0.22	ns
$t_{OWPRE}$	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.19	0.22	ns
$t_{OCKMPWH}$	Clock Minimum Pulse Width HIGH for the Output Data Register	0.31	0.36	ns
$t_{OCKMPWL}$	Clock Minimum Pulse Width LOW for the Output Data Register	0.28	0.32	ns

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-183 • Input DDR Propagation Delays**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ ,  $VCC = 1.425 \text{ V}$  for any A3PE600L/A3PE3000L

Parameter	Description	-1	Std.	Units
$t_{DDRICLKQ1}$	Clock-to-Out Out_QR for Input DDR	0.29	0.34	ns
$t_{DDRICLKQ2}$	Clock-to-Out Out_QF for Input DDR	0.41	0.48	ns
$t_{DDRISUD1}$	Data Setup for Input DDR (fall)	0.30	0.35	ns
$t_{DDRISUD2}$	Data Setup for Input DDR (rise)	0.26	0.31	ns
$t_{DDRIHD1}$	Data Hold for Input DDR (fall)	0.00	0.00	ns
$t_{DDRIHD2}$	Data Hold for Input DDR (rise)	0.00	0.00	ns
$t_{DDRICLR2Q1}$	Asynchronous Clear-to-Out Out_QR for Input DDR	0.49	0.58	ns
$t_{DDRICLR2Q2}$	Asynchronous Clear-to-Out Out_QF for Input DDR	0.60	0.71	ns
$t_{DDIREMCLR}$	Asynchronous Clear Removal Time for Input DDR	0.00	0.00	ns
$t_{DDIRECCLR}$	Asynchronous Clear Recovery Time for Input DDR	0.24	0.28	ns
$t_{DDRIWCLR}$	Asynchronous Clear Minimum Pulse Width for Input DDR	0.19	0.22	ns
$t_{DDRICKMPWH}$	Clock Minimum Pulse Width HIGH for Input DDR	0.31	0.36	ns
$t_{DDRICKMPWL}$	Clock Minimum Pulse Width LOW for Input DDR	0.28	0.32	ns
$F_{DDRIMAX}$	Maximum Frequency for Input DDR	250	250	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-184 • Input DDR Propagation Delays**Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , Worst-Case  $VCC = 1.425 \text{ V}$  for A3P250 and A3P1000

Parameter	Description	-1	Std.	Units
$t_{DDRICLKQ1}$	Clock-to-Out Out_QR for Input DDR	0.33	0.39	ns
$t_{DDRICLKQ2}$	Clock-to-Out Out_QF for Input DDR	0.47	0.55	ns
$t_{DDRISUD1}$	Data Setup for Input DDR (fall)	0.30	0.35	ns
$t_{DDRISUD2}$	Data Setup for Input DDR (rise)	0.30	0.35	ns
$t_{DDRIHD1}$	Data Hold for Input DDR (fall)	0.00	0.00	ns
$t_{DDRIHD2}$	Data Hold for Input DDR (rise)	0.00	0.00	ns
$t_{DDRICLR2Q1}$	Asynchronous Clear-to-Out Out_QR for Input DDR	0.56	0.65	ns
$t_{DDRICLR2Q2}$	Asynchronous Clear-to-Out Out_QF for Input DDR	0.69	0.81	ns
$t_{DDIREMCLR}$	Asynchronous Clear Removal Time for Input DDR	0.00	0.00	ns
$t_{DDIRECCLR}$	Asynchronous Clear Recovery Time for Input DDR	0.27	0.31	ns
$t_{DDRIWCLR}$	Asynchronous Clear Minimum Pulse Width for Input DDR	0.25	0.30	ns
$t_{DDRICKMPWH}$	Clock Minimum Pulse Width HIGH for Input DDR	0.41	0.48	ns
$t_{DDRICKMPWL}$	Clock Minimum Pulse Width LOW for Input DDR	0.37	0.43	ns
$F_{DDRIMAX}$	Maximum Frequency for Input DDR	309	263	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

### Timing Waveforms




Figure 2-44 • RAM Read for Pass-Through Output




Figure 2-45 • RAM Read for Pipelined Output

**Table 2-210 • FIFO Worst Military-Case Conditions:  $T_J = 125^\circ\text{C}$ ,  $VCC = 1.425 \text{ V}$  for A3PE600L and A3PE3000L**

Parameter	Description	-1	Std.	Units
$t_{ENS}$	REN, WEN Setup Time	1.46	1.71	ns
$t_{ENH}$	REN, WEN Hold Time	0.02	0.02	ns
$t_{BKS}$	BLK Setup Time	0.40	0.47	ns
$t_{BKH}$	BLK Hold Time	0.00	0.00	ns
$t_{DS}$	Input Data (WD) Setup Time	0.19	0.23	ns
$t_{DH}$	Input Data (WD) Hold Time	0.00	0.00	ns
$t_{CKQ1}$	Clock HIGH to New Data Valid on RD (flow-through)	2.50	2.93	ns
$t_{CKQ2}$	Clock HIGH to New Data Valid on RD (pipelined)	0.95	1.11	ns
$t_{RCKEF}$	RCLK HIGH to Empty Flag Valid	1.82	2.14	ns
$t_{WCKFF}$	WCLK HIGH to Full Flag Valid	1.73	2.03	ns
$t_{CKAF}$	Clock HIGH to Almost Empty/Full Flag Valid	6.56	7.71	ns
$t_{RSTFG}$	RESET LOW to Empty/Full Flag Valid	1.79	2.11	ns
$t_{RSTAF}$	RESET LOW to Almost Empty/Full Flag Valid	6.49	7.63	ns
$t_{RSTBQ}$	RESET LOW to Data Out LOW on RD (flow-through)	0.98	1.15	ns
	RESET LOW to Data Out LOW on RD (pipelined)	0.98	1.15	ns
$t_{REMRSTB}$	RESET Removal	0.30	0.36	ns
$t_{RECRSTB}$	RESET Recovery	1.59	1.87	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.59	0.67	ns
$t_{CYC}$	Clock Cycle Time	5.39	6.20	ns
$F_{MAX}$	Maximum Frequency for FIFO	185	161	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-215 • FIFO Worst Military-Case Conditions:  $T_J = 125^\circ\text{C}$ , VCC = 1.425 V for A3P250 (2k×2)**

Parameter	Description	-1	Std.	Units
$t_{ENS}$	REN, WEN Setup Time	5.28	6.21	ns
$t_{ENH}$	REN, WEN Hold Time	0.00	0.00	ns
$t_{BKS}$	BLK Setup Time	1.66	1.95	ns
$t_{BKH}$	BLK Hold Time	0.00	0.00	ns
$t_{DS}$	Input Data (WD) Setup Time	0.22	0.26	ns
$t_{DH}$	Input Data (WD) Hold Time	0.00	0.00	ns
$t_{CKQ1}$	Clock HIGH to New Data Valid on RD (flow-through)	2.84	3.33	ns
$t_{CKQ2}$	Clock HIGH to New Data Valid on RD (pipelined)	1.08	1.27	ns
$t_{RCKEF}$	RCLK HIGH to Empty Flag Valid	2.07	2.43	ns
$t_{WCKFF}$	WCLK HIGH to Full Flag Valid	1.96	2.31	ns
$t_{CKAF}$	Clock HIGH to Almost Empty/Full Flag Valid	7.45	8.76	ns
$t_{RSTFG}$	RESET LOW to Empty/Full Flag Valid	2.04	2.40	ns
$t_{RSTAF}$	RESET LOW to Almost Empty/Full Flag Valid	7.38	8.67	ns
$t_{RSTBQ}$	RESET LOW to Data Out LOW on RD (flow-through)	1.11	1.31	ns
	RESET LOW to Data Out LOW on RD (pipelined)	1.11	1.31	ns
$t_{REMRSTB}$	RESET Removal	0.34	0.40	ns
$t_{RECRSTB}$	RESET Recovery	1.81	2.12	ns
$t_{MPWRSTB}$	RESET Minimum Pulse Width	0.26	0.30	ns
$t_{CYC}$	Clock Cycle Time	3.89	4.57	ns
$F_{MAX}$	Maximum Frequency for FIFO	257	219	MHz

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-6](#) for derating values.

<b>PQ208</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
109	TRST
110	VJTAG
111	GDA0/IO113NDB1
112	GDA1/IO113PDB1
113	GDB0/IO112NDB1
114	GDB1/IO112PDB1
115	GDC0/IO111NDB1
116	GDC1/IO111PDB1
117	IO109NDB1
118	IO109PDB1
119	IO106NDB1
120	IO106PDB1
121	IO104PSB1
122	GND
123	VCCIB1
124	IO99NDB1
125	IO99PDB1
126	NC
127	IO96NDB1
128	GCC2/IO96PDB1
129	GCB2/IO95PSB1
130	GND
131	GCA2/IO94PSB1
132	GCA1/IO93PDB1
133	GCA0/IO93NDB1
134	GCB0/IO92NDB1
135	GCB1/IO92PDB1
136	GCC0/IO91NDB1
137	GCC1/IO91PDB1
138	IO88NDB1
139	IO88PDB1
140	VCCIB1
141	GND
142	VCC
143	IO86PSB1
144	IO84NDB1

<b>PQ208</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
145	IO84PDB1
146	IO82NDB1
147	IO82PDB1
148	IO80NDB1
149	GBC2/IO80PDB1
150	IO79NDB1
151	GBB2/IO79PDB1
152	IO78NDB1
153	GBA2/IO78PDB1
154	VMV1
155	GNDQ
156	GND
157	VMV0
158	GBA1/IO77RSB0
159	GBA0/IO76RSB0
160	GBB1/IO75RSB0
161	GBB0/IO74RSB0
162	GND
163	GBC1/IO73RSB0
164	GBC0/IO72RSB0
165	IO70RSB0
166	IO67RSB0
167	IO63RSB0
168	IO60RSB0
169	IO57RSB0
170	VCCIB0
171	VCC
172	IO54RSB0
173	IO51RSB0
174	IO48RSB0
175	IO45RSB0
176	IO42RSB0
177	IO40RSB0
178	GND
179	IO38RSB0
180	IO35RSB0

<b>PQ208</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
181	IO33RSB0
182	IO31RSB0
183	IO29RSB0
184	IO27RSB0
185	IO25RSB0
186	VCCIB0
187	VCC
188	IO22RSB0
189	IO20RSB0
190	IO18RSB0
191	IO16RSB0
192	IO15RSB0
193	IO14RSB0
194	IO13RSB0
195	GND
196	IO12RSB0
197	IO11RSB0
198	IO10RSB0
199	IO09RSB0
200	VCCIB0
201	GAC1/IO05RSB0
202	GAC0/IO04RSB0
203	GAB1/IO03RSB0
204	GAB0/IO02RSB0
205	GAA1/IO01RSB0
206	GAA0/IO00RSB0
207	GNDQ
208	VMV0

<b>FG144</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
K1	GEB0/IO189NDB3
K2	GEA1/IO188PDB3
K3	GEA0/IO188NDB3
K4	GEA2/IO187RSB2
K5	IO169RSB2
K6	IO152RSB2
K7	GND
K8	IO117RSB2
K9	GDC2/IO116RSB2
K10	GND
K11	GDA0/IO113NDB1
K12	GDB0/IO112NDB1
L1	GND
L2	VMV3
L3	GEB2/IO186RSB2
L4	IO172RSB2
L5	VCCIB2
L6	IO153RSB2
L7	IO144RSB2
L8	IO140RSB2
L9	TMS
L10	VJTAG
L11	VMV2
L12	TRST
M1	GNDQ
M2	GEC2/IO185RSB2
M3	IO173RSB2
M4	IO168RSB2
M5	IO161RSB2
M6	IO156RSB2
M7	IO145RSB2
M8	IO141RSB2
M9	TDI
M10	VCCIB2
M11	VPUMP
M12	GNDQ

<b>FG484</b>	
<b>Pin Number</b>	<b>A3PE600L Function</b>
R8	VMV5
R9	VCCIB5
R10	VCCIB5
R11	IO84NDB5V0
R12	IO84PDB5V0
R13	VCCIB4
R14	VCCIB4
R15	VMV3
R16	VCCPLD
R17	GDB1/IO66PPB3V1
R18	GDC1/IO65PDB3V1
R19	IO61NDB3V1
R20	VCC
R21	IO59NDB3V0
R22	IO62PDB3V1
T1	NC
T2	IO110NDB6V0
T3	NC
T4	IO105PDB6V0
T5	IO105NDB6V0
T6	GEC1/IO104PPB6V0
T7	VCOMPLE
T8	GNDQ
T9	GEA2/IO101PPB5V2
T10	IO92NDB5V1
T11	IO90NDB5V1
T12	IO82NDB5V0
T13	IO74NDB4V1
T14	IO74PDB4V1
T15	GNDQ
T16	VCOMPLD
T17	VJTAG
T18	GDC0/IO65NDB3V1
T19	GDA1/IO67PDB3V1
T20	NC

<b>FG484</b>	
<b>Pin Number</b>	<b>A3PE600L Function</b>
T21	IO64PDB3V1
T22	IO62NDB3V1
U1	NC
U2	IO107PDB6V0
U3	IO107NDB6V0
U4	GEB1/IO103PDB6V0
U5	GEB0/IO103NDB6V0
U6	VMV6
U7	VCCPLE
U8	IO101NPB5V2
U9	IO95PPB5V1
U10	IO92PDB5V1
U11	IO90PDB5V1
U12	IO82PDB5V0
U13	IO76NDB4V1
U14	IO76PDB4V1
U15	VMV4
U16	TCK
U17	VPUMP
U18	TRST
U19	GDA0/IO67NDB3V1
U20	NC
U21	IO64NDB3V1
U22	IO63PDB3V1
V1	NC
V2	NC
V3	GND
V4	GEA1/IO102PDB6V0
V5	GEA0/IO102NDB6V0
V6	GNDQ
V7	GEC2/IO99PDB5V2
V8	IO95NPB5V1
V9	IO91NDB5V1
V10	IO91PDB5V1
V11	IO83NDB5V0

<b>FG484</b>	
<b>Pin Number</b>	<b>A3PE600L Function</b>
V12	IO83PDB5V0
V13	IO77NDB4V1
V14	IO77PDB4V1
V15	IO69NDB4V0
V16	GDB2/IO69PDB4V0
V17	TDI
V18	GNDQ
V19	TDO
V20	GND
V21	NC
V22	IO63NDB3V1
W1	NC
W2	NC
W3	NC
W4	GND
W5	IO100NDB5V2
W6	FF/GEB2/IO100PDB5V2
W7	IO99NDB5V2
W8	IO88NDB5V0
W9	IO88PDB5V0
W10	IO89NDB5V0
W11	IO80NDB4V1
W12	IO81NDB4V1
W13	IO81PDB4V1
W14	IO70NDB4V0
W15	GDC2/IO70PDB4V0
W16	IO68NDB4V0
W17	GDA2/IO68PDB4V0
W18	TMS
W19	GND
W20	NC
W21	NC
W22	NC
Y1	VCCIB6
Y2	NC

<b>FG484</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
A1	GND
A2	GND
A3	VCCIB0
A4	IO07RSB0
A5	IO09RSB0
A6	IO13RSB0
A7	IO18RSB0
A8	IO20RSB0
A9	IO26RSB0
A10	IO32RSB0
A11	IO40RSB0
A12	IO41RSB0
A13	IO53RSB0
A14	IO59RSB0
A15	IO64RSB0
A16	IO65RSB0
A17	IO67RSB0
A18	IO69RSB0
A19	NC
A20	VCCIB0
A21	GND
A22	GND
B1	GND
B2	VCCIB3
B3	NC
B4	IO06RSB0
B5	IO08RSB0
B6	IO12RSB0
B7	IO15RSB0
B8	IO19RSB0
B9	IO24RSB0
B10	IO31RSB0
B11	IO39RSB0
B12	IO48RSB0
B13	IO54RSB0

<b>FG484</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
B14	IO58RSB0
B15	IO63RSB0
B16	IO66RSB0
B17	IO68RSB0
B18	IO70RSB0
B19	NC
B20	NC
B21	VCCIB1
B22	GND
C1	VCCIB3
C2	IO220PDB3
C3	NC
C4	NC
C5	GND
C6	IO10RSB0
C7	IO14RSB0
C8	VCC
C9	VCC
C10	IO30RSB0
C11	IO37RSB0
C12	IO43RSB0
C13	NC
C14	VCC
C15	VCC
C16	NC
C17	NC
C18	GND
C19	NC
C20	NC
C21	NC
C22	VCCIB1
D1	IO219PDB3
D2	IO220NDB3
D3	NC
D4	GND

<b>FG484</b>	
<b>Pin Number</b>	<b>A3P1000 Function</b>
D5	GAA0/IO00RSB0
D6	GAA1/IO01RSB0
D7	GAB0/IO02RSB0
D8	IO16RSB0
D9	IO22RSB0
D10	IO28RSB0
D11	IO35RSB0
D12	IO45RSB0
D13	IO50RSB0
D14	IO55RSB0
D15	IO61RSB0
D16	GBB1/IO75RSB0
D17	GBA0/IO76RSB0
D18	GBA1/IO77RSB0
D19	GND
D20	NC
D21	NC
D22	NC
E1	IO219NDB3
E2	NC
E3	GND
E4	GAB2/IO224PDB3
E5	GAA2/IO225PDB3
E6	GNDQ
E7	GAB1/IO03RSB0
E8	IO17RSB0
E9	IO21RSB0
E10	IO27RSB0
E11	IO34RSB0
E12	IO44RSB0
E13	IO51RSB0
E14	IO57RSB0
E15	GBC1/IO73RSB0
E16	GBB0/IO74RSB0
E17	IO71RSB0

<b>FG484</b>	
<b>Pin Number</b>	<b>A3PE3000L Function</b>
V3	GND
V4	GEA1/IO234PDB6V0
V5	GEA0/IO234NDB6V0
V6	GNDQ
V7	GEC2/IO231PDB5V4
V8	IO222NPB5V3
V9	IO204NDB5V1
V10	IO204PDB5V1
V11	IO195NDB5V0
V12	IO195PDB5V0
V13	IO178NDB4V3
V14	IO178PDB4V3
V15	IO155NDB4V0
V16	GDB2/IO155PDB4V0
V17	TDI
V18	GNDQ
V19	TDO
V20	GND
V21	IO146PDB3V4
V22	IO142NDB3V3
W1	IO239NDB6V0
W2	IO237PDB6V0
W3	IO230PSB5V4
W4	GND
W5	IO232NDB5V4
W6	FF/GEB2/IO232PDB5V4
W7	IO231NDB5V4
W8	IO214NDB5V2
W9	IO214PDB5V2
W10	IO200NDB5V0
W11	IO192NDB4V4
W12	IO184NDB4V3
W13	IO184PDB4V3
W14	IO156NDB4V0
W15	GDC2/IO156PDB4V0

<b>FG484</b>	
<b>Pin Number</b>	<b>A3PE3000L Function</b>
W16	IO154NDB4V0
W17	GDA2/IO154PDB4V0
W18	TMS
W19	GND
W20	IO150NDB3V4
W21	IO146NDB3V4
W22	IO148PPB3V4
Y1	VCCIB6
Y2	IO237NDB6V0
Y3	IO228NDB5V4
Y4	IO224NDB5V3
Y5	GND
Y6	IO220NDB5V3
Y7	IO220PDB5V3
Y8	VCC
Y9	VCC
Y10	IO200PDB5V0
Y11	IO192PDB4V4
Y12	IO188NPB4V4
Y13	IO187PSB4V4
Y14	VCC
Y15	VCC
Y16	IO164NDB4V1
Y17	IO164PDB4V1
Y18	GND
Y19	IO158PPB4V0
Y20	IO150PDB3V4
Y21	IO148NPB3V4
Y22	VCCIB3

<b>FG896</b>	
<b>Pin Number</b>	<b>A3PE3000L Function</b>
L8	IO293PDB7V2
L9	IO293NDB7V2
L10	IO307NPB7V4
L11	VCC
L12	VCC
L13	VCC
L14	VCC
L15	VCC
L16	VCC
L17	VCC
L18	VCC
L19	VCC
L20	VCC
L21	IO78NPB1V4
L22	IO104NPB2V2
L23	IO98NDB2V2
L24	IO98PDB2V2
L25	IO87PDB2V0
L26	IO87NDB2V0
L27	IO97PDB2V1
L28	IO101PDB2V2
L29	IO103PDB2V2
L30	IO119NDB3V0
M1	IO282NDB7V1
M2	IO282PDB7V1
M3	IO292NDB7V2
M4	IO292PDB7V2
M5	IO283NDB7V1
M6	IO285PDB7V1
M7	IO287PDB7V1
M8	IO289PDB7V1
M9	IO289NDB7V1
M10	VCCIB7
M11	VCC
M12	GND
M13	GND

<b>FG896</b>	
<b>Pin Number</b>	<b>A3PE3000L Function</b>
U8	IO265NDB6V3
U9	IO263NDB6V3
U10	VCCIB6
U11	VCC
U12	GND
U13	GND
U14	GND
U15	GND
U16	GND
U17	GND
U18	GND
U19	GND
U20	VCC
U21	VCCIB3
U22	IO120PDB3V0
U23	IO128PDB3V1
U24	IO124PDB3V1
U25	IO124NDB3V1
U26	IO126PDB3V1
U27	IO129PDB3V1
U28	IO127PDB3V1
U29	IO125PDB3V1
U30	IO121NDB3V0
V1	IO268NDB6V4
V2	IO262PDB6V3
V3	IO260PDB6V3
V4	IO252PDB6V2
V5	IO257NPB6V2
V6	IO261NPB6V3
V7	IO255PDB6V2
V8	IO259PDB6V3
V9	IO259NDB6V3
V10	VCCIB6
V11	VCC
V12	GND
V13	GND

<b>FG896</b>	
<b>Pin Number</b>	<b>A3PE3000L Function</b>
Y26	IO136PPB3V2
Y27	IO141NDB3V3
Y28	IO135NDB3V2
Y29	IO131NDB3V2
Y30	IO133PDB3V2

Revision	Changes	Page
Revision 1 (June 2011)	In the "High Performance" section, 66-Bit PCI was corrected to 64-Bit PCI (SAR 31977).	I
	The A3P250 device and VQ100 package were added to product tables in the "Military ProASIC3/EL Low Power Flash FPGAs" chapter (SAR 30526).	I
	The Y security option and Licensed DPA Logo were added to the "Military ProASIC3/EL Ordering Information" section. The trademarked Licensed DPA Logo identifies that a product is covered by a DPA counter-measures license from Cryptography Research (SAR 32151).	III
	The A3P250 device was added to applicable tables in the "Military ProASIC3/EL DC and Switching Characteristics" chapter (SAR 30526).	2-1
	The VPUMP voltage for operation mode was changed from "0 to 3.45 V" to "0 to 3.6 V" in <a href="#">Table 2-2 • Recommended Operating Conditions</a> <sup>1</sup> (SAR 25220).	2-2
	3.3 V LVC MOS wide range and 1.2 V LVC MOS wide range were added to applicable tables in the following sections (SAR 28061): <a href="#">Table 2-2 • Recommended Operating Conditions</a> <sup>1</sup> <a href="#">"Power per I/O Pin"</a> <a href="#">"Overview of I/O Performance"</a> <a href="#">"Summary of I/O Timing Characteristics – Default I/O Software Settings"</a> <a href="#">"User I/O Characteristics"</a> <a href="#">"Detailed I/O DC Characteristics"</a> <a href="#">"Single-Ended I/O Characteristics"</a> (SAR 31925)	2-2 2-9 2-22 2-25 2-18 2-29 2-37