## Intel - EP2C5F256I8 Datasheet





Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Active   |
|--------------------------------|--|
| Number of LABs/CLBs            | 288  |
| Number of Logic Elements/Cells | 4608   |
| Total RAM Bits                 | 119808   |
| Number of I/O                  | 158  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.15V ~ 1.25V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                     |
| Package / Case                 | 256-LBGA   |
| Supplier Device Package        | 256-FBGA (17x17)                                       |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/ep2c5f256i8 |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





### Arithmetic Mode

The arithmetic mode is ideal for implementing adders, counters, accumulators, and comparators. An LE in arithmetic mode implements a 2-bit full adder and basic carry chain (see Figure 2–4). LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output. Register feedback and register packing are supported when LEs are used in arithmetic mode.

| Table 2–4 describes | the PLL | features in | Cyclone | II devices. |
|---------------------|---------|-------------|---------|-------------|
|                     |         |             | 2       |             |

| Table 2–4. Cyclone II PLL Feature | Table 2–4. Cyclone II PLL Features   |  |  |  |  |  |  |  |
|-----------------------------------|--|--|--|--|--|--|--|--|
| Feature                           | Description  |  |  |  |  |  |  |  |
| Clock multiplication and division | $m / (n \times \text{post-scale counter})$<br>m and post-scale counter values (C0 to C2) range from 1 to 32. $n$ ranges from 1 to 4.   |  |  |  |  |  |  |  |
| Phase shift                       | Cyclone II PLLs have an advanced clock shift capability that enables programmable phase shifts in increments of at least 45°. The finest resolution of phase shifting is determined by the voltage control oscillator (VCO) period divided by 8 (for example, 1/1000 MHz/8 = down to 125-ps increments).   |  |  |  |  |  |  |  |
| Programmable duty cycle           | The programmable duty cycle allows PLLs to generate clock outputs with a variable duty cycle. This feature is supported on each PLL post-scale counter (C0-C2).  |  |  |  |  |  |  |  |
| Number of internal clock outputs  | The Cyclone II PLL has three outputs which can drive the global clock network. One of these outputs (C2) can also drive a dedicated PLL<#>_OUT pin (single ended or differential).   |  |  |  |  |  |  |  |
| Number of external clock outputs  | The C2 output drives a dedicated PLL<#>_OUT pin. If the C2 output is not used to drive an external clock output, it can be used to drive the internal global clock network. The C2 output can concurrently drive the external clock output and internal global clock network.  |  |  |  |  |  |  |  |
| Manual clock switchover           | The Cyclone II PLLs support manual switchover of the reference clock<br>through internal logic. This enables you to switch between two reference<br>input clocks during user mode for applications that may require clock<br>redundancy or support for clocks with two different frequencies.  |  |  |  |  |  |  |  |
| Gated lock signal                 | The lock output indicates that there is a stable clock output signal in phase<br>with the reference clock. Cyclone II PLLs include a programmable counter<br>that holds the lock signal low for a user-selected number of input clock<br>transitions, allowing the PLL to lock before enabling the locked signal.<br>Either a gated locked signal or an ungated locked signal from the locked<br>port can drive internal logic or an output pin. |  |  |  |  |  |  |  |
| Clock feedback modes              | In zero delay buffer mode, the external clock output pin is phase-aligned<br>with the clock input pin for zero delay.<br>In normal mode, the PLL compensates for the internal global clock network<br>delay from the input clock pin to the clock port of the IOE output registers<br>or registers in the logic array.<br>In no compensation mode, the PLL does not compensate for any clock<br>networks.  |  |  |  |  |  |  |  |
| Control signals                   | The pllenable signal enables and disables the PLLs.<br>The areset signal resets/resynchronizes the inputs for each PLL.<br>The pfdena signal controls the phase frequency detector (PFD) output<br>with a programmable gate.   |  |  |  |  |  |  |  |

| Table 5–11. Bus Hold Parameters     Note (1) |  |      |      |                   |       |     |      |      |
|--|--|------|------|-------------------|-------|-----|------|------|
|  |  |      |      | V <sub>ccio</sub> | Level |     |      |      |
| Parameter                                    | Conditions                                     | 1.8  | B V  | 2.9               | 5 V   | 3.3 | 3 V  | Unit |
|  |  | Min  | Max  | Min               | Max   | Min | Max  |      |
| Bus-hold low, sustaining<br>current          | V <sub>IN</sub> ><br>V <sub>IL</sub> (maximum) | 30   | _    | 50                | _     | 70  | _    | μA   |
| Bus-hold high, sustaining current            | V <sub>IN</sub> <<br>V <sub>IL</sub> (minimum) | -30  | —    | -50               | _     | -70 | _    | μA   |
| Bus-hold low, overdrive<br>current           | $0 V < V_{IN} < V_{CCIO}$                      |      | 200  | _                 | 300   | _   | 500  | μA   |
| Bus-hold high, overdrive current             | $0 V < V_{IN} < V_{CCIO}$                      | _    | -200 | _                 | -300  | _   | -500 | μA   |
| Bus-hold trip point (2)                      | _  | 0.68 | 1.07 | 0.7               | 1.7   | 0.8 | 2.0  | V    |

Table 5–11 specifies the bus hold parameters for general I/O pins.

#### Notes to Table 5–11:

(1) There is no specification for bus-hold at  $V_{CCIO}$  = 1.5 V for the HSTL I/O standard.

(2) The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

## **On-Chip Termination Specifications**

Table 5–12 defines the specifications for internal termination resistance tolerance when using series or differential on-chip termination.

| Table 5–12. Series On-Chip Termination Specifications |  |                          |                      |                   |                                     |      |  |  |  |
|---|--|--------------------------|----------------------|-------------------|-------------------------------------|------|--|--|--|
|   |  |                          | Resistance Tolerance |                   |                                     |      |  |  |  |
| Symbol  | Description  | Conditions               | Commercial<br>Max    | Industrial<br>Max | Extended/<br>Automotive<br>Temp Max | Unit |  |  |  |
| $25-\Omega R_S$                                       | Internal series termination without calibration (25- $\Omega$ setting) | $V_{CCIO} = 3.3V$        | ±30                  | ±30               | ±40                                 | %    |  |  |  |
| $50-\Omega R_S$                                       | Internal series termination without calibration ( $50-\Omega$ setting) | V <sub>CCIO</sub> = 2.5V | ±30                  | ±30               | ±40                                 | %    |  |  |  |
| $50-\Omega R_S$                                       | Internal series termination without calibration ( $50-\Omega$ setting) | $V_{CCIO} = 1.8V$        | ±30 (1)              | ±40               | ±50                                 | %    |  |  |  |

Note to Table 5–12:

(1) For commercial -8 devices, the tolerance is  $\pm 40\%$ .

| Table 5–18. DSP Block Internal Timing Microparameters (Part 2 of 2) |          |           |          |           |          |      |      |  |
|---|----------|-----------|----------|-----------|----------|------|------|--|
| Baramatar   | –6 Speed | Grade (1) | –7 Speed | Grade (2) | –8 Speed | Unit |      |  |
| Farailleler   | Min      | Max       | Min      | Max       | Min      | Max  | Unit |  |
| TPIPE2OUTREG  | 47       | 104       | 45       | 142       | 45       | 185  | ps   |  |
|   | _        | —         | 47       | —         | 47       | —    | ps   |  |
| TPD9  | 529      | 2470      | 505      | 3353      | 505      | 4370 | ps   |  |
|   |          | _         | 529      | —         | 529      | _    | ps   |  |
| TPD18   | 425      | 2903      | 406      | 3941      | 406      | 5136 | ps   |  |
|   |          | —         | 425      | —         | 425      | —    | ps   |  |
| TCLR  | 2686     | _         | 3572     | —         | 3572     | _    | ps   |  |
|   | _        | —         | 3129     | —         | 3572     | —    | ps   |  |
| TCLKL   | 1923     | —         | 2769     | —         | 2769     | —    | ps   |  |
|   |          | _         | 2307     | —         | 2769     | _    | ps   |  |
| TCLKH   | 1923     | _         | 2769     |           | 2769     | _    | ps   |  |
|   | _        | _         | 2307     |           | 2769     | _    | ps   |  |

#### Notes to Table 5–18:

(1) For the -6 speed grades, the minimum timing is for the commercial temperature grade. The -7 speed grade devices offer the automotive temperature grade. The -8 speed grade devices offer the industrial temperature grade.

(2) For each parameter of the -7 speed grade columns, the value in the first row represents the minimum timing parameter for automotive devices. The second row represents the minimum timing parameter for commercial devices.

(3) For each parameter of the -8 speed grade columns, the value in the first row represents the minimum timing parameter for industrial devices. The second row represents the minimum timing parameter for commercial devices.

| Table 5–19. M4K Block Internal Timing Microparameters (Part 1 of 3) |          |           |          |                  |          |      |      |
|---|----------|-----------|----------|------------------|----------|------|------|
| Paramotor   | –6 Speed | Grade (1) | –7 Speed | Grade <i>(2)</i> | –8 Speed | Unit |      |
| Falailletei   | Min      | Max       | Min      | Max              | Min      | Max  | Unit |
| TM4KRC  | 2387     | 3764      | 2275     | 4248             | 2275     | 4736 | ps   |
|   | —        | —         | 2387     | —                | 2387     | —    | ps   |
| TM4KWERESU  | 35       | —         | 46       | —                | 46       | —    | ps   |
|   | —        | —         | 40       | —                | 46       | —    | ps   |
| TM4KWEREH   | 234      | —         | 267      | —                | 267      | —    | ps   |
|   | —        | —         | 250      | —                | 267      | —    | ps   |
| TM4KBESU  | 35       | —         | 46       | —                | 46       | —    | ps   |
|   | _        | _         | 40       | _                | 46       | _    | ps   |

Figure 5–4. High-Speed I/O Timing Budget Note (1)



#### Note to Figure 5-4:

 The equation for the high-speed I/O timing budget is: period = TCCS + RSKM + SW + RSKM.

> Table 5–48 shows the RSDS timing budget for Cyclone II devices at 311 Mbps. RSDS is supported for transmitting from Cyclone II devices. Cyclone II devices cannot receive RSDS data because the devices are intended for applications where they will be driving display drivers. Cyclone II devices support a maximum RSDS data rate of 311 Mbps using DDIO registers. Cyclone II devices support RSDS only in the commercial temperature range.

| Table 5–48. RSDS Transmitter Timing Specification (Part 1 of 2) |            |                |     |        |                |     |        |      |      |        |      |
|---|------------|----------------|-----|--------|----------------|-----|--------|------|------|--------|------|
| Symbol  | Conditiono | –6 Speed Grade |     |        | –7 Speed Grade |     |        | -8 S | Unit |        |      |
| Symbol  | Conditions | Min            | Тур | Max(1) | Min            | Тур | Max(1) | Min  | Тур  | Max(1) | Unit |
| f <sub>HSCLK</sub>  | ×10        | 10             | -   | 155.5  | 10             | —   | 155.5  | 10   | —    | 155.5  | MHz  |
| (input  | ×8         | 10             | -   | 155.5  | 10             |     | 155.5  | 10   |      | 155.5  | MHz  |
| frequency)  | ×7         | 10             | -   | 155.5  | 10             |     | 155.5  | 10   |      | 155.5  | MHz  |
|   | ×4         | 10             | -   | 155.5  | 10             |     | 155.5  | 10   |      | 155.5  | MHz  |
|   | ×2         | 10             | -   | 155.5  | 10             |     | 155.5  | 10   |      | 155.5  | MHz  |
|   | ×1         | 10             | -   | 311    | 10             |     | 311    | 10   |      | 311    | MHz  |
| Device  | ×10        | 100            | -   | 311    | 100            |     | 311    | 100  |      | 311    | Mbps |
| operation   | ×8         | 80             | -   | 311    | 80             | —   | 311    | 80   | —    | 311    | Mbps |
|   | ×7         | 70             | -   | 311    | 70             |     | 311    | 70   |      | 311    | Mbps |
|   | ×4         | 40             | -   | 311    | 40             |     | 311    | 40   |      | 311    | Mbps |
|   | ×2         | 20             | —   | 311    | 20             | —   | 311    | 20   | —    | 311    | Mbps |
|   | ×1         | 10             | —   | 311    | 10             | —   | 311    | 10   | —    | 311    | Mbps |
| t <sub>DUTY</sub>   | _          | 45             | —   | 55     | 45             |     | 55     | 45   | _    | 55     | %    |

| Table 5–56. Maximum DCD for SDR Output on Column I/O       Notes (1), (2)         (Part 2 of 2) |     |     |     |      |  |  |  |
|---|-----|-----|-----|------|--|--|--|
| Column I/O Output Standard  | C6  | C7  | C8  | Unit |  |  |  |
| 2.5-V   | 140 | 140 | 155 | ps   |  |  |  |
| 1.8-V   | 115 | 115 | 165 | ps   |  |  |  |
| 1.5-V   | 745 | 745 | 770 | ps   |  |  |  |
| SSTL-2 Class I  | 60  | 60  | 75  | ps   |  |  |  |
| SSTL-2 Class II   | 60  | 60  | 80  | ps   |  |  |  |
| SSTL-18 Class I   | 60  | 130 | 130 | ps   |  |  |  |
| SSTL-18 Class II  | 60  | 135 | 135 | ps   |  |  |  |
| HSTL-18 Class I   | 60  | 115 | 115 | ps   |  |  |  |
| HSTL-18 Class II  | 75  | 75  | 100 | ps   |  |  |  |
| HSTL-15 Class I   | 150 | 150 | 150 | ps   |  |  |  |
| HSTL-15 Class II  | 135 | 135 | 155 | ps   |  |  |  |
| Differential SSTL-2 Class I   | 60  | 60  | 75  | ps   |  |  |  |
| Differential SSTL-2 Class II  | 60  | 60  | 80  | ps   |  |  |  |
| Differential SSTL-18 Class I  | 60  | 130 | 130 | ps   |  |  |  |
| Differential SSTL-18 Class II   | 60  | 135 | 135 | ps   |  |  |  |
| Differential HSTL-18 Class I  | 60  | 115 | 115 | ps   |  |  |  |
| Differential HSTL-18 Class II   | 75  | 75  | 100 | ps   |  |  |  |
| Differential HSTL-15 Class I  | 150 | 150 | 150 | ps   |  |  |  |
| Differential HSTL-15 Class II   | 135 | 135 | 155 | ps   |  |  |  |
| LVDS  | 60  | 60  | 60  | ps   |  |  |  |
| Simple RSDS   | 60  | 70  | 70  | ps   |  |  |  |
| Mini-LVDS   | 60  | 60  | 60  | ps   |  |  |  |

Notes to Table 5–56:

- (1) The DCD specification is characterized using the maximum drive strength available for each I/O standard.
- (2) Numbers are applicable for commercial, industrial, and automotive devices.

Table 5–57. Maximum for DDIO Output on Row Pins with PLL in the Clock Path Notes (1), (2) (Part 1 of 2) Row Pins with PLL in the Clock Path C6 C7 **C**8 Unit LVCMOS 270 310 310 ps LVTTL 285 305 335 ps 2.5-V 180 180 220 ps 1.8-V 165 175 205 ps





- The internal clock output(s) can lead or lag the external PLL clock output (PLL<#>\_OUT) signals.
- Altera recommends using the same I/O standard on the input and output clocks when using the Cyclone II PLL in zero delay buffer mode.

## **No Compensation Mode**

In no compensation mode, the PLL does not compensate for any clock networks, which leads to better jitter performance. Because the clock feedback into the PFD does not pass through as much circuitry, both the PLL internal clock outputs and external clock outputs are phase shifted with respect to the PLL clock input. Figure 7–6 shows an example waveform of the PLL clocks' phase relationship in this mode. Table 7–8 shows the clock sources connectivity to the global clock networks.

|                               |   | Global Clock Networks |              |              |              |              |              |              |              |              |              |              |              |              |              |              |
|-------------------------------|---|-----------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| Global Clock<br>Network Clock | All Cyclone II Devices EP2C15 through EP2C70 Devices Only |                       |              |              |              |              |              |              |              |              |              |              |              |              |              |              |
| Sources                       | 0   | 1                     | 2            | 3            | 4            | 5            | 6            | 7            | 8            | 9            | 10           | 11           | 12           | 13           | 14           | 15           |
| CLK0/LVDSCLK0p                | $\checkmark$  |                       | $\checkmark$ |              |              |              |              |              |              |              |              |              |              |              |              |              |
| CLK1/LVDSCLK0n                |   | $\checkmark$          | $\checkmark$ |              |              |              |              |              |              |              |              |              |              |              |              |              |
| CLK2/LVDSCLK1p                | $\checkmark$  |                       |              | ~            |              |              |              |              |              |              |              |              |              |              |              |              |
| CLK3/LVDSCLK1n                |   | $\checkmark$          |              | $\checkmark$ |              |              |              |              |              |              |              |              |              |              |              |              |
| CLK4/LVDSCLK2p                |   |                       |              |              | $\checkmark$ |              | $\checkmark$ |              |              |              |              |              |              |              |              |              |
| CLK5/LVDSCLK2n                |   |                       |              |              |              | $\checkmark$ | $\checkmark$ |              |              |              |              |              |              |              |              |              |
| CLK6/LVDSCLK3p                |   |                       |              |              | $\checkmark$ |              |              | $\checkmark$ |              |              |              |              |              |              |              |              |
| CLK7/LVDSCLK3n                |   |                       |              |              |              | $\checkmark$ |              | $\checkmark$ |              |              |              |              |              |              |              |              |
| CLK8/LVDSCLK4n                |   |                       |              |              |              |              |              |              | $\checkmark$ |              | $\checkmark$ |              |              |              |              |              |
| CLK9/LVDSCLK4p                |   |                       |              |              |              |              |              |              |              | $\checkmark$ | $\checkmark$ |              |              |              |              |              |
| CLK10/LVDSCLK5n               |   |                       |              |              |              |              |              |              | $\checkmark$ |              |              | $\checkmark$ |              |              |              |              |
| CLK11/LVDSCLK5p               |   |                       |              |              |              |              |              |              |              | $\checkmark$ |              | $\checkmark$ |              |              |              |              |
| CLK12/LVDSCLK6n               |   |                       |              |              |              |              |              |              |              |              |              |              | $\checkmark$ |              | $\checkmark$ |              |
| CLK13/LVDSCLK6p               |   |                       |              |              |              |              |              |              |              |              |              |              |              | $\checkmark$ | $\checkmark$ |              |
| CLK14/LVDSCLK7n               |   |                       |              |              |              |              |              |              |              |              |              |              | $\checkmark$ |              |              | $\checkmark$ |
| CLK15/LVDSCLK7p               |   |                       |              |              |              |              |              |              |              |              |              |              |              | $\checkmark$ |              | $\checkmark$ |
| PLL1_c0                       | $\checkmark$  | $\checkmark$          |              | $\checkmark$ |              |              |              |              |              |              |              |              |              |              |              |              |
| PLL1_c1                       | $\checkmark$  |                       | $\checkmark$ | ~            |              |              |              |              |              |              |              |              |              |              |              |              |
| PLL1_c2                       |   | $\checkmark$          | $\checkmark$ |              |              |              |              |              |              |              |              |              |              |              |              |              |
| PLL2_c0                       |   |                       |              |              | $\checkmark$ | $\checkmark$ |              | >            |              |              |              |              |              |              |              |              |
| PLL2_c1                       |   |                       |              |              | $\checkmark$ |              | $\checkmark$ | >            |              |              |              |              |              |              |              |              |
| PLL2_c2                       |   |                       |              |              |              | $\checkmark$ | $\checkmark$ |              |              |              |              |              |              |              |              |              |
| PLL3_c0                       |   |                       |              |              |              |              |              |              | $\checkmark$ | $\checkmark$ |              | $\checkmark$ |              |              |              |              |
| PLL3_c1                       |   |                       |              |              |              |              |              |              | $\checkmark$ |              | $\checkmark$ | $\checkmark$ |              |              |              |              |
| PLL3_c2                       |   |                       |              |              |              |              |              |              |              | $\checkmark$ | $\checkmark$ |              |              |              |              |              |



Figure 8–15. Cyclone II Input/Output Clock Mode in Simple Dual-Port Mode Notes (1), (2)

#### Notes to Figure 8–15:

- (1) Violating the setup or hold time on the memory block address registers could corrupt memory contents. This applies to both read and write operations.
- (2) See the Cyclone II Device Family Data Sheet in volume 1 of the Cyclone II Device Handbook for more information on the MultiTrack<sup>™</sup> interconnect.

Registers sync reg h and sync reg 1 synchronize the two data streams to the rising edge of the resynchronization clock. Figure 9-12 shows examples of functional waveforms from a double data rate input implementation.



Figure 9–12. DDR Input Functional Waveforms

The Cyclone II DDR input registers require you to invert the incoming DQS signal to ensure proper data transfer. The altdg megafunction automatically adds the inverter on the clock port of the DQ signals. As shown in Figure 9-11, the inverted DQS signal's rising edge clocks register  $A_{I}$ , its falling edge clocks register  $B_{I}$ , and register  $C_{I}$  aligns the data clocked by register  $B_I$  with register  $A_I$  on the inverted DQS signal's rising edge. In a DDR memory read operation, the last data coincides with the falling edge of DQS signal. If you do not invert the DQS pin, you do not get this last data because the register does not latch until the next rising edge of the DQS signal.



Figure 9–16. Bidirectional DDR Implementation for DDR Memory Interfaces Note (1)

#### Note to Figure 9–16:

(1) You can use the altdq and altdqs megafunctions to generate the DQ and DQS signals.

Figure 9–17 shows example waveforms from a bidirectional DDR implementation.

| Table 10–6. Programmable Drive Strength       (Part 2 of 2) |   |               |  |  |  |  |
|---|---|---------------|--|--|--|--|
| 1/0 Standard  | $I_{OH}/I_{OL}$ Current Strength Setting (mA) |               |  |  |  |  |
| i/o Stanuaru  | Top and Bottom I/O Pins                       | Side I/O Pins |  |  |  |  |
| SSTL-2 class I  | 8   | 8             |  |  |  |  |
|   | 12  | 12            |  |  |  |  |
| SSTL-2 class II   | 16  | 16            |  |  |  |  |
|   | 20  | —             |  |  |  |  |
|   | 24  | —             |  |  |  |  |
| SSTL-18 class I   | 6   | 6             |  |  |  |  |
|   | 8   | 8             |  |  |  |  |
|   | 10  | 10            |  |  |  |  |
|   | 12  | _             |  |  |  |  |
| SSTL-18 class II  | 16  | —             |  |  |  |  |
|   | 18  | _             |  |  |  |  |
| HSTL-18 class I   | 8   | 8             |  |  |  |  |
|   | 10  | 10            |  |  |  |  |
|   | 12  | 12            |  |  |  |  |
| HSTL-18 class II  | 16  | N/A           |  |  |  |  |
|   | 18  | -             |  |  |  |  |
|   | 20  | _             |  |  |  |  |
| HSTL-15 class I   | 8   | 8             |  |  |  |  |
|   | 10  |               |  |  |  |  |
|   | 12  | _             |  |  |  |  |
| HSTL-15 class II  | 16  | N/A           |  |  |  |  |

These drive-strength settings are programmable on a per-pin basis using the Quartus II software.



Figure 11-2. I/O Banks in EP2C15, EP2C20, EP2C35, EP2C50 & EP2C70 Devices

#### Notes to Figure 11–2:

- (1) The LVPECL I/O standard is only supported on clock input pins. This I/O standard is not supported on output pins.
- (2) The differential SSTL-18 and SSTL-2 I/O standards are only supported on clock input pins and PLL output clock pins.
- (3) The differential 1.8-V and 1.5-V HSTL I/O standards are only supported on clock input pins and PLL output clock pins.

# Cyclone II High-Speed I/O Interface

Cyclone II devices provide a multi-protocol interface that allows communication between a variety of I/O standards, including LVDS, LVPECL, RSDS, mini-LVDS, differential HSTL, and differential SSTL. This feature makes the Cyclone II device family ideal for applications that require multiple I/O standards, such as protocol translation.



Figure 11–12. Differential SSTL Class I Interface





## **Differential HSTL Support in Cyclone II Devices**

The differential HSTL AC and DC specifications are the same as the HSTL single-ended specifications. The differential HSTL I/O standard is available on the GCLK pins only, treating differential inputs as two single-ended HSTL, and only decoding one of them. The differential HSTL output I/O standard is only supported at the PLLCLKOUT pins using two single-ended HSTL output buffers with the second output programmed as inverted. The standard requires two differential inputs with an external termination voltage (V<sub>TT</sub>) of  $0.5 \times V_{CCIO}$  to which termination resistors are connected.



For the HSTL signaling characteristics, see the *DC Characteristics & Timing Specifications* chapter and the *Selectable I/O Standards in Cyclone II Devices* chapter in Volume 1 of the *Cyclone II Device Handbook*.

When the signa and signb signals are unused, the Quartus<sup>®</sup> II software sets the multiplier to perform unsigned multiplication by default.

## **Output Registers**

You can choose to register the embedded multiplier output using the output registers in 18- or 36-bit sections depending on the operational mode of the multiplier. The following control signals are available to each output register within the embedded multiplier:

- clock
- clock enable
- asynchronous clear

All input and output registers within a single embedded multiplier are fed by the same clock, clock enable, or asynchronous clear signal.



See the *Cyclone II Architecture* chapter in Volume 1 of the *Cyclone II Device Handbook* for more information on the embedded multiplier routing and interface.

## Operational Modes

The embedded multiplier can be used in one of two operational modes, depending on the application needs:

- One 18-bit multiplier
- Up to two 9-bit independent multipliers

The Quartus II software includes megafunctions used to control the mode of operation of the multipliers. After you have made the appropriate parameter settings using the megafunction's MegaWizard<sup>®</sup> Plug-In Manager, the Quartus II software automatically configures the embedded multiplier.

The Cyclone II embedded multipliers can also be used to implement multiplier adder and multiplier accumulator functions where the multiplier portion of the function is implemented using embedded multipliers and the adder or accumulator function is implemented in logic elements (LEs).



For more information on megafunction and Quartus II support for Cyclone II embedded multipliers, see the "Software Support" section.

The **Enable user-supplied start-up clock (CLKUSR)** option can be turned on in the Quartus II software from the **General** tab of the **Device & Pin Options** dialog box. Supplying a clock on CLKUSR does not affect the configuration process. After all configuration data has been accepted and CONF\_DONE goes high, Cyclone II devices require 299 clock cycles to initialize properly and support a CLKUSR  $f_{MAX}$  of 100 MHz.

If the optional CLKUSR pin is being used and nCONFIG is pulled low to restart configuration during device initialization, you need to ensure that CLKUSR continues toggling during the time nSTATUS is low (maximum of 40 µs).

An optional INIT\_DONE pin signals the end of initialization and the start of user mode with a low-to-high transition. By default, the INIT\_DONE output is disabled. You can enable the INIT\_DONE output by turning on the **Enable INIT\_DONE output** option in the Quartus II software. If you use the INIT\_DONE pin, an external 10-k $\Omega$  pull-up resistor pulls the pin high when nCONFIG is low and during the beginning of configuration. Once the optional bit to enable INIT\_DONE is programmed into the device (during the first frame of configuration data), the INIT\_DONE pin transitions low. When initialization is complete, the INIT\_DONE pin is released and pulled high. The MAX II device must be able to detect this low-to-high transition, which signals the FPGA has entered user mode.

If you want to use the INIT\_DONE pin as a user I/O pin, you should wait for the maximum value of  $t_{CD2UM}$  (see Table 13–7) after the CONF\_DONE signal transitions high so to ensure the Cyclone II device has been initialized properly and is in user mode.

Make sure the MAX II device does not drive the CONF\_DONE signal low during configuration, initialization, and before the device enters user mode.

#### User Mode

When initialization is complete, the Cyclone II device enters user mode. In user mode, the user I/O pins no longer have pull-up resistors and function as assigned in your design.

To ensure DCLK and DATA0 are not left floating at the end of configuration, the MAX II device must drive them either high or low, which ever is convenient on your PCB. The Cyclone II device DATA0 pin is not available as a user I/O pin after configuration.

When the FPGA is in user mode, you can initiate a reconfiguration by transitioning the nCONFIG pin low-to-high. The nCONFIG pin must be low for at least 2 µs. When the nCONFIG transitions low, the Cyclone II



#### Figure 14–13. JTAG Chain of Mixed Voltages

# Using IEEE Std. 1149.1 BST Circuitry

Cyclone II devices have dedicated JTAG pins, and the IEEE Std. 1149.1 BST circuitry is enabled upon device power-up. You can perform BST on Cyclone II FPGAs not only before and after configuration, but also during configuration. Cyclone II FPGAs support the BYPASS, IDCODE, and SAMPLE instructions during configuration without interrupting configuration. To send all other JTAG instructions, you must interrupt configuration using the CONFIG IO instruction.

The CONFIG\_IO instruction allows you to configure I/O buffers via the JTAG port, and when issued, interrupts configuration. This instruction allows you to perform board-level testing prior to configuring the Cyclone II FPGA or waiting for a configuration device to complete configuration. Once configuration has been interrupted and JTAG BST is complete, the part must be reconfigured via JTAG (PULSE\_CONFIG instruction) or by pulsing nCONFIG low.

When you perform JTAG boundary-scan testing before configuration, the nCONFIG pin must be held low.

The device-wide reset (DEV\_CLRn) and device-wide output enable (DEV\_OE) pins on Cyclone II devices do not affect JTAG boundary-scan or configuration operations. Toggling these pins does not disrupt BST operation any more than usual.

Maunder, C. M., and R. E. Tulloss. *The Test Access Port and Boundary-Scan Architecture*. Los Alamitos: IEEE Computer Society Press, 1990.

# Document Revision History

Table 14–4 shows the revision history for this document.

| Table 14–4. Document Revision History |  |   |  |  |  |  |  |  |
|---------------------------------------|--|---|--|--|--|--|--|--|
| Date &<br>Document<br>Version         | Changes Made   | Summary of Changes  |  |  |  |  |  |  |
| February 2007<br>v2.1                 | <ul> <li>Added document revision history.</li> <li>Added new section "BST for Configured Devices".</li> </ul>        | <ul> <li>Added infomation about<br/>'Always Enable Input<br/>Buffer' option.</li> </ul> |  |  |  |  |  |  |
| July 2005 v2.0                        | Moved the "JTAG Timing Specifications" section to the <i>DC Characteristics &amp; Timing Specifications</i> chapter. |   |  |  |  |  |  |  |
| June 2004 v1.0                        | Added document to the Cyclone II Device Handbook.  |   |  |  |  |  |  |  |

## 240-Pin Plastic Quad Flat Pack (PQFP)

- All dimensions and tolerances conform to ASME Y14.5M 1994.
- Controlling dimension is in millimeters.
- Pin 1 may be indicated by an ID dot, or a special feature, in its proximity on package surface.

Tables 15–9 and 15–10 show the package information and package outline figure references, respectively, for the 240-pin PQFP package.

| Table 15–9. 240-Pin PQFP Package Information |  |  |  |
|--|--|--|--|
| Description                                  | Specification                                  |  |  |
| Ordering Code Reference                      | Q  |  |  |
| Package Acronym                              | PQFP   |  |  |
| Leadframe Material                           | Copper   |  |  |
| Lead Finish (Plating)                        | Regular: 85Sn:15Pb (Typ.)<br>Pb-free: Matte Sn |  |  |
| JEDEC Outline Reference                      | MS-029 Variation: GA                           |  |  |
| Maximum Lead Coplanarity                     | 0.003 inches (0.08mm)                          |  |  |
| Weight                                       | 7.0 g  |  |  |
| Moisture Sensitivity Level                   | Printed on moisture barrier bag                |  |  |

| Table 15–10. 240-Pin PQFP Package Outline Dimensions (Part 1 of 2) |            |      |      |  |
|--|------------|------|------|--|
| Symbol   | Millimeter |      |      |  |
|  | Min.       | Nom. | Max. |  |
| А  | -          | -    | 4.10 |  |
| A1   | 0.25       | _    | 0.50 |  |
| A2   | 3.20       | 3.40 | 3.60 |  |
| D  | 34.60 BSC  |      |      |  |
| D1   | 32.00 BSC  |      |      |  |
| Е  | 34.60 BSC  |      |      |  |
| E1   | 32.00 BSC  |      |      |  |
| L  | 0.45       | 0.60 | 0.75 |  |
| L1   | 1.30 REF   |      |      |  |
| S  | 0.20       | -    | -    |  |
| b  | 0.17       | _    | 0.27 |  |
| С  | 0.09       | -    | 0.20 |  |