

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	516
Number of Logic Elements/Cells	8256
Total RAM Bits	165888
Number of I/O	85
Number of Gates	-
Voltage - Supply	1.15V ~ 1.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep2c8t144c8

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Figure 2-22. Column I/O Block Connection to the Interconnect

Notes to Figure 2–22:

- (1) The 28 data and control signals consist of four data out lines, io_dataout [3..0], four output enables, io_coe [3..0], four input clock enables, io_cce_in [3..0], four output clock enables, io_cce_out [3..0], four clocks, io_cclk [3..0], four asynchronous clear signals, io_caclr [3..0], and four synchronous clear signals, io_csclr [3..0].
- (2) Each of the four IOEs in the column I/O block can have two io datain (combinational or registered) inputs.

Figure 2–28. EP2C5 & EP2C8 I/O Banks Notes (1), (2)



Notes to Figure 2–28:

- This is a top view of the silicon die.
- (2) This is a graphic representation only. Refer to the pin list and the Quartus II software for exact pin locations.
- (3) The LVPECL I/O standard is only supported on clock input pins. This I/O standard is not supported on output pins.
- (4) The differential SSTL-18 and SSTL-2 I/O standards are only supported on clock input pins and PLL output clock pins.
- (5) The differential 1.8-V and 1.5-V HSTL I/O standards are only supported on clock input pins and PLL output clock pins.

Table 5-	Table 5–50. LVDS Transmitter Timing Specification (Part 2 of 2)													
			-6 Spee	d Grade)	-7 Speed Grade			-8 Speed Grade					
Symbol	Conditions	Min	Тур	Max (1)	Max (2)	Min	Тур	Max (1)	Max (2)	Min	Тур	Max (1)	Max (2)	Unit
t_{FALL}	80–20%	150	200	2	50	150	200	2	50	150	200	250	(11)	ps
t _{LOCK}	_		_	10	00	_	_	10	00	_	_	100	(12)	μs

Notes to Table 5-50:

- (1) The maximum data rate that complies with duty cycle distortion of 45–55%.
- (2) The maximum data rate when taking duty cycle in absolute ps into consideration that may not comply with 45–55% duty cycle distortion. If the downstream receiver can handle duty cycle distortion beyond the 45–55% range, you may use the higher data rate values from this column. You can calculate the duty cycle distortion as a percentage using the absolute ps value. For example, for a data rate of 640 Mbps (UI = 1562.5 ps) and a $t_{\rm DUTY}$ of 250 ps, the duty cycle distortion is \pm $t_{\rm DUTY}$ /(UI*2) *100% = \pm 250 ps/(1562.5 *2) * 100% = \pm 8%, which gives you a duty cycle distortion of 42–58%.
- (3) The TCCS specification applies to the entire bank of LVDS, as long as the SERDES logic is placed within the LAB adjacent to the output pins.
- (4) For extended temperature devices, the maximum input clock frequency for ×10 through ×2 modes is 137.5 MHz.
- (5) For extended temperature devices, the maximum data rate for $\times 10$ through $\times 2$ modes is 275 Mbps.
- (6) For extended temperature devices, the maximum input clock frequency for ×10 through ×2 modes is 200 MHz.
- (7) For extended temperature devices, the maximum data rate for ×10 through ×2 modes is 400 Mbps.
- (8) For extended temperature devices, the maximum input clock frequency for ×1 mode is 340 MHz.
- (9) For extended temperature devices, the maximum data rate for ×1 mode is 340 Mbps.
- (10) For extended temperature devices, the maximum output jitter (peak to peak) is 600 ps.
- (11) For extended temperature devices, the maximum $t_{\rm RISE}$ and $t_{\rm FALL}$ are 300 ps.
- (12) For extended temperature devices, the maximum lock time is 500 us.

 Δt_{FINE} periods. OUTCLK2 is based off the 0° phase from the VCO but has the S value for the counter set to 3. This creates a delay of two Δt_{COARSE} periods.




Figure 7–8. Cyclone II PLL Phase Shifting using VCO Phase Output & Counter Delay Time

Control Signals

The four control signals in Cyclone II PLLs (pllena, areset, pfdena, and locked) control PLL operation.

pllena

The PLL enable signal, pllena, enables and disables the PLL. You can either enable/disable a single PLL (by connecting pllena port independently) or multiple PLLs (by connecting pllena ports together). The pllena signal is an active-high signal. When pllena is low, the PLL clock output ports are driven by GND and the PLL loses lock. All PLL counters, including gated lock counter return to default state. When pllena transitions high, the PLL relocks and resynchronizes to the input clock. In Cyclone II devices, the pllena port can be fed by an LE output or any general-purpose I/O pin. There is no dedicated pllena pin. This increases flexibility since each PLL can have its own pllena control circuitry or all PLLs can share the same pllena circuitry. The pllena signal is optional. When it is not enabled in the Quartus II software, the port is internally tied to $V_{\rm CC}$.




Figure 8–17. Cyclone II Read/Write Clock Mode Notes (1), (2)

Notes to Figure 8–17:

- (1) Violating the setup or hold time on the memory block address registers could corrupt memory contents. This applies to both read and write operations.
- (2) For more information about the MultiTract interconnect, refer to Cyclone II Device Family Data Sheet in volume 1 of the Cyclone II Device Handbook.

Phase Lock Loop (PLL)

When using the Cyclone III/O banks to interface with the DDR memory, at least one PLL with two outputs is needed to generate the system clock and the write clock. The system clock generates the DQS write signals, commands, and addresses. The write clock shifts by -90° from the system clock and generates the DQ signals during writes.

Clock Delay Control

Clock delay control circuit on each DQS pin allows a phase shift that center-aligns the incoming DQS signals within the data window of their corresponding DQ data signals. The phase-shifted DQS signals drive the global clock network. This global DQS signal then clocks the DQ signals on internal LE registers. The clock delay control circuitry is used during the read operations where the DQS signals are acting as input clocks or strobes.

Figure 9–8 illustrates DDR SDRAM interfacing from the I/O pins through the dedicated circuitry to the logic array.




Figure 9-8. DDR SDRAM Interfacing

Figure 9–1 on page 9–4 shows an example where the DQS signal is shifted by 90°. The DQS signal goes through the 90° shift delay set by the clock delay control circuitry and global clock routing delay from the clock delay control circuitry to the DQ LE registers. The DQ signals only goes through routing delays from the DQ pin to the DQ LE registers. The delay from

Figure 9–13 shows waveforms of the circuit shown in Figure 9–11. The first set of waveforms in Figure 9–13 shows the edge-aligned relationship between the DQ and DQS signals at the Cyclone II device pins. The second set of waveforms in Figure 9–13 shows what happens if the shifted DQS signal is not inverted. In this case, the last data, $Q_{\rm n}$, does not get latched into the logic array as DQS goes to tri-state after the read postamble time. The third set of waveforms in Figure 9–13 shows a proper read operation with the DQS signal inverted after the 90° shift. The last data, $Q_{\rm n}$, does get latched. In this case the outputs of register $A_{\rm I}$ and register $C_{\rm I}$, which correspond to dataout_h and dataout_l ports, are now switched because of the DQS inversion. Register $A_{\rm I}$, register $B_{\rm I}$, and register $C_{\rm I}$ refer to the nomenclature in Figure 9–11.

Figure 9–13. DQ Captures With Noninverted & Inverted Shifted DQS DQ & DQS Signals Q_{n} DQ at the Pin DQS at the Pin Shifted DQS Signal is Not Inverted DQS Shifted by 90° Output of Register AI (dataout_h) Q_{n - 1} Output of Register B_I Qn - 2 Output of Register C_I (dataout_I) Q_{n - 2} Shifted DQS Signal is Inverted DQS Inverted and Shifted by 90° Output of Register A Qn - 2 (dataout_h) Output of Register B_I Q_{n - 1} Output of Register Ci Q_{n - 3} Q_{n - 1} (dataout I)

9–20 Cyclone II Device Handbook, Volume 1

Table 10–2. Cyclone II 66-MHz PCI Support (Part 2 of 2)					
Davies	Dookono	-6 and -7 Speed Grades			
Device	Package	64 Bits	32 Bits		
EP2C8	144-pin TQFP				
	208-pin PQFP		✓		
	256-pin FineLine BGA		✓		
EP2C15	256-pin FineLine BGA		✓		
	484-pin FineLine BGA	✓	✓		
EP2C20	240-pin PQFP		✓		
	256-pin FineLine BGA		✓		
	484-pin FineLine BGA	✓	✓		
EP2C35	484-pin FineLine BGA	✓	✓		
	672-pin FineLine BGA	✓	✓		
EP2C50	484-pin FineLine BGA	✓	✓		
	672-pin FineLine BGA	✓	✓		
EP2C70	672-pin FineLine BGA	✓	✓		
	896-pin FineLine BGA	✓	✓		

Table 10–3 lists the specific Cyclone II devices that support 64-bit and 32-bit PCI at 33 MHz.

Table 10–3. Cyclone II 33-MHz PCI Support (Part 1 of 2)					
Device	Dookogo	-6, -7 and -8 Speed Grades			
Device	Package	64 Bits	32 Bits		
EP2C5	144-pin TQFP	_	_		
	208-pin PQFP	_	✓		
	256-pin FineLine BGA	_	✓		
EP2C8	144-pin TQFP	_	_		
	208-pin PQFP	_	✓		
	256-pin FineLine BGA	_	✓		
EP2C15	256-pin FineLine BGA	_	✓		
	484-pin FineLine BGA	✓	✓		

I/O Termination

The majority of the Cyclone II I/O standards are single-ended, non-voltage-referenced I/O standards and, as such, the following I/O standards do not specify a recommended termination scheme:

- 3.3-V LVTTL and LVCMOS
- 2.5-V LVTTL and LVCMOS
- 1.8-V LVTTL and LVCMOS
- 1.5-V LVCMOS
- 3.3-V PCI and PCI-X

Voltage-Referenced I/O Standard Termination

Voltage-referenced I/O standards require both an input reference voltage, V_{REF} , and a termination voltage, V_{TT} . The reference voltage of the receiving device tracks the termination voltage of the transmitting device.

For more information on termination for voltage-referenced I/O standards, refer to "Supported I/O Standards" on page 10–1.

Differential I/O Standard Termination

Differential I/O standards typically require a termination resistor between the two signals at the receiver. The termination resistor must match the differential load impedance of the bus.

Cyclone II devices support differential I/O standards LVDS, RSDS, and mini-LVDS, and differential LVPECL.

For more information on termination for differential I/O standards, refer to "Supported I/O Standards" on page 10–1.

You can use I/O pins and internal logic to implement a high-speed I/O receiver and transmitter in Cyclone II devices. Cyclone II devices do not contain dedicated serialization or deserialization circuitry. Therefore, shift registers, internal global phase-locked loops (PLLs), and I/O cells are used to perform serial-to-parallel conversions on incoming data and parallel-to-serial conversion on outgoing data.

I/O Standards Support

This section provides information on the I/O standards that Cyclone II devices support.

LVDS Standard Support in Cyclone II Devices

The LVDS I/O standard is a high-speed, low-voltage swing, low power, and general purpose I/O interface standard. The Cyclone II device meets the ANSI/TIA/EIA-644 standard.

I/O banks on all four sides of the Cyclone II device support LVDS channels. See the pin tables on the Altera web site for the number of LVDS channels supported throughout different family members. Cyclone II LVDS receivers (input) support a data rate of up to 805 Mbps while LVDS transmitters (output) support up to 640 Mbps. The maximum internal clock frequency for a receiver and for a transmitter is 402.5 MHz. The maximum input data rate of 805 Mbps and the maximum output data rate of 640 Mbps is only achieved when DDIO registers are used. The LVDS standard does not require an input reference voltage; however, it does require a 100- Ω termination resistor between the two signals at the input buffer.



For LVDS data rates in Cyclone II devices with different speed grades, see the *DC Characteristics & Timing Specifications* chapter of the *Cyclone II Device Handbook*.

Table 11-1 shows LVDS I/O specifications.

Table 11–1. LVDS I/O Specifications (Part 1 of 2) Note (1)							
Symbol	Parameter	Condition	Min	Тур	Max	Units	
V _{CCINT}	Supply voltage		1.15	1.2	1.25	V	
V _{CCIO}	I/O supply voltage		2.375	2.5	2.625	V	
V _{OD}	Differential output voltage	R _L = 100 Ω	250		600	mV	
ΔV_{OD}	Change in V _{OD} between H and L	R _L = 100 Ω			50	mV	
V _{OS}	Output offset voltage	$R_L = 100 \Omega$	1.125	1.25	1.375	V	



When the signa and signb signals are unused, the Quartus[®] II software sets the multiplier to perform unsigned multiplication by default.

Output Registers

You can choose to register the embedded multiplier output using the output registers in 18- or 36-bit sections depending on the operational mode of the multiplier. The following control signals are available to each output register within the embedded multiplier:

- clock
- clock enable
- asynchronous clear

All input and output registers within a single embedded multiplier are fed by the same clock, clock enable, or asynchronous clear signal.



See the *Cyclone II Architecture* chapter in Volume 1 of the *Cyclone II Device Handbook* for more information on the embedded multiplier routing and interface.

Operational Modes

The embedded multiplier can be used in one of two operational modes, depending on the application needs:

- One 18-bit multiplier
- Up to two 9-bit independent multipliers

The Quartus II software includes megafunctions used to control the mode of operation of the multipliers. After you have made the appropriate parameter settings using the megafunction's MegaWizard® Plug-In Manager, the Quartus II software automatically configures the embedded multiplier.



The Cyclone II embedded multipliers can also be used to implement multiplier adder and multiplier accumulator functions where the multiplier portion of the function is implemented using embedded multipliers and the adder or accumulator function is implemented in logic elements (LEs).




For more information on megafunction and Quartus II support for Cyclone II embedded multipliers, see the "Software Support" section.

18-Bit Multipliers

Each embedded multiplier can be configured to support a single 18×18 multiplier for input widths from 10- to 18-bits. Figure 12–3 shows the embedded multiplier configured to support an 18-bit multiplier.

Figure 12-3. 18-Bit Multiplier Mode



Note to Figure 12–3:

(1) If necessary, you can send these signals through one register to match the data signal path.

All 18-bit multiplier inputs and results can be independently sent through registers. The multiplier inputs can accept signed integers, unsigned integers or a combination of both. Additionally, you can change the signa and signb signals dynamically and can send these signals through dedicated input registers.

9-Bit Multipliers

Each embedded multiplier can also be configured to support two 9×9 independent multipliers for input widths up to 9-bits. Figure 12–4 shows the embedded multiplier configured to support two 9-bit multipliers.

Software Support

Altera provides two methods for implementing multipliers in your design using embedded multiplier resources: instantiation and inference. Both methods use the following three Quartus II megafunctions:

- lpm mult
- altmult add
- altmult accum

You can instantiate the megafunctions in the Quartus II software to use the embedded multipliers. You can use the <code>lpm_mult</code> and <code>altmult_add</code> megafunctions to implement multipliers. Additionally, you can use the <code>altmult_add</code> megafunctions to implement multiplieradders where the embedded multiplier is used to implement the multiply function and the adder function is implemented in LEs. The <code>altmult_accum</code> megafunction implements multiply accumulate functions where the embedded multiplier implements the multiplier and the accumulator function is implemented in LEs.



See Quartus II On-Line Help for instructions on using the megafunctions and the MegaWizard Plug-In Manager.



For information on our complete DSP Design and Intellectual Property offerings, see www.Altera.com.

You can also infer the megafunctions by creating an HDL design and synthesize it using Quartus II integrated synthesis or a third-party synthesis tool that recognizes and infers the appropriate multiplier megafunction. Using either method, the Quartus II software maps the multiplier functionality to the embedded multipliers during compilation.



See the Synthesis section in Volume 1 of the *Quartus II Handbook* for more information.

Conclusion

The Cyclone II device embedded multipliers are optimized to support multiplier-intensive DSP applications such as FIR filters, FFT functions and encoders. These embedded multipliers can be configured to implement multipliers of various bit widths up to 18-bits to suit a particular application resulting in efficient resource utilization and improved performance and data throughput. The Quartus II software, together with the LeonardoSpectrum and Synplify software provide a complete and easy-to-use flow for implementing multiplier functions using embedded multipliers.



13. Configuring Cyclone II Devices

CII51013-3.1

Introduction

Cyclone[®] II devices use SRAM cells to store configuration data. Since SRAM memory is volatile, configuration data must be downloaded to Cyclone II devices each time the device powers up. You can use the active serial (AS) configuration scheme, which can operate at a DCLK frequency up to 40 MHz, to configure Cyclone II devices. You can also use the passive serial (PS) and Joint Test Action Group (JTAG)-based configuration schemes to configure Cyclone II devices. Additionally, Cyclone II devices can receive a compressed configuration bitstream and decompress this data on-the-fly, reducing storage requirements and configuration time.

This chapter explains the Cyclone II configuration features and describes how to configure Cyclone II devices using the supported configuration schemes. This chapter also includes configuration pin descriptions and the Cyclone II configuration file format.



For more information on setting device configuration options or creating configuration files, see the *Software Settings* chapter in the *Configuration Handbook*.

Cyclone II Configuration Overview

You can use the AS, PS, and JTAG configuration schemes to configure Cyclone II devices. You can select which configuration scheme to use by driving the Cyclone II device ${\tt MSEL}$ pins either high or low as shown in Table 13–1. The ${\tt MSEL}$ pins are powered by the V_{CCIO} power supply of the bank they reside in. The ${\tt MSEL}$ [1 . . 0] pins have 9-k Ω internal pull-down resistors that are always active. During power-on reset (POR) and reconfiguration, the ${\tt MSEL}$ pins have to be at LVTTL V_{IL} or V_{IH} levels to be considered a logic low or logic high, respectively. Therefore, to avoid any problems with detecting an incorrect configuration scheme, you should connect the ${\tt MSEL}$ [] pins to the V_{CCIO} of the I/O bank they reside in and GND without any pull-up or pull-down resistors. The ${\tt MSEL}$ [] pins should not be driven by a microprocessor or another device.




Figure 13–1. Enabling Compression for Cyclone II Bitstreams in Compiler Settings

You can also use the following steps to enable compression when creating programming files from the Convert Programming Files window.

- 1. Click **Convert Programming Files** (File menu).
- 2. Select the Programming File type. Only Programmer Object Files (.pof), SRAM HEXOUT, RBF, or TTF files support compression.
- 3. For POFs, select a configuration device.
- 4. Select **Add File** and add a Cyclone II SRAM Object File(s) (.sof).
- 5. Select the name of the file you added to the SOF Data area and click on **Properties**.
- 6. Check the **Compression** check box.

You should put a buffer before the DATA and DCLK output from the master Cyclone II device to avoid signal strength and signal integrity issues. The buffer should not significantly change the DATA-to-DCLK relationships or delay them with respect to other AS signals (ASDI and nCS). Also, the buffer should only drive the slave Cyclone II devices, so that the timing between the master Cyclone II device and serial configuration device is unaffected.

This configuration method supports both compressed and uncompressed SOFs. Therefore, if the configuration bitstream size exceeds the capacity of a serial configuration device, you can enable the compression feature in the SOF file used or you can select a larger serial configuration device.

Estimating AS Configuration Time

The AS configuration time is the time it takes to transfer data from the serial configuration device to the Cyclone II device. The Cyclone II DCLK output (generated from an internal oscillator) clocks this serial interface. As listed in Table 13–5, if you are using the 40-MHz oscillator, the DCLK minimum frequency is 20 MHz (50 ns). Therefore, the maximum configuration time estimate for an EP2C5 device (1,223,980 bits of uncompressed data) is:

RBF size × (maximum DCLK period / 1 bit per DCLK cycle) = estimated maximum configuration time

 $1,223,980 \text{ bits} \times (50 \text{ ns} / 1 \text{ bit}) = 61.2 \text{ ms}$

To estimate the typical configuration time, use the typical DCLK period listed in Table 13–5. With a typical DCLK period of 38.46 ns, the typical configuration time is 47.1 ms. Enabling compression reduces the amount of configuration data that is transmitted to the Cyclone II device, which also reduces configuration time. On average, compression reduces configuration time by 50%.

The IEEE Std. 1149.1 BST circuitry requires the following registers:

- The instruction register determines the action to be performed and the data register to be accessed.
- The bypass register is a 1-bit-long data register that provides a minimum-length serial path between TDI and TDO.
- The boundary-scan register is a shift register composed of all the boundary-scan cells of the device.

Figure 14–2 shows a functional model of the IEEE Std. 1149.1 circuitry.

Instruction Register (1) TDI UPDATEIR CLOCKIR SHIFTIR Instruction Decode TAP TMS-Controller TCI K-Data Registers UPDATEDR CLOCKDR Bypass Register SHIFTDR Boundary-Scan Register (1) Device ID Register ICR Registers

Figure 14-2. IEEE Std. 1149.1 Circuitry

Note to Figure 14–2:

 For register lengths, see the device data sheet in the Configuration & Testing chapter in Volume 1 of the Cyclone II Device Handbook.

IEEE Std. 1149.1 boundary-scan testing is controlled by a test access port (TAP) controller. For more information on the TAP controller, see "IEEE Std. 1149.1 BST Operation Control" on page 14–6. The TMS and TCK pins

EXTEST selects data differently than SAMPLE/PRELOAD. EXTEST chooses data from the update registers as the source of the output and output enable signals. Once the EXTEST instruction code is entered, the multiplexers select the update register data. Thus, data stored in these registers from a previous EXTEST or SAMPLE/PRELOAD test cycle can be forced onto the pin signals. In the capture phase, the results of this test data are stored in the capture registers, then shifted out of TDO during the shift phase. New test data can then be stored in the update registers during the update phase.

The EXTEST waveform diagram in Figure 14–11 resembles the SAMPLE/PRELOAD waveform diagram, except for the instruction code. The data shifted out of TDO consists of the data that was present in the capture registers after the capture phase. New test data shifted into the TDI pin appears at the TDO pin after being clocked through the entire boundary-scan register.




Figure 14-11. EXTEST Shift Data Register Waveforms

BYPASS Instruction Mode

The BYPASS mode is activated when an instruction code of all 1's is loaded in the instruction register. The waveforms in Figure 14–12 show how scan data passes through a device once the TAP controller is in the SHIFT_DR state. In this state, data signals are clocked into the bypass register from TDI on the rising edge of TCK and out of TDO on the falling edge of the same clock pulse.

- Perform a SAMPLE/PRELOAD test cycle prior to the first EXTEST test cycle to ensure that known data is present at the device pins when the EXTEST mode is entered. If the OEJ update register contains a 0, the data in the OUTJ update register is driven out. The state must be known and correct to avoid contention with other devices in the system.
- Do not perform EXTEST testing during ICR. This instruction is supported before or after ICR, but not during ICR. Use the CONFIG_IO instruction to interrupt configuration, then perform testing, or wait for configuration to complete.
- If performing testing before configuration, hold the nCONFIG pin low.
- After configuration, any pins in a differential pin pair cannot be tested. Therefore, performing BST after configuration requires editing BSC group definitions that correspond to these differential pin pairs. The BSC group should be redefined as an internal cell. See the BSDL file for more information on editing.

For more information on boundary scan testing, contact Altera Applications.

Boundary-Scan Description Language (BSDL) Support

The Boundary-Scan Description Language (BSDL), a subset of VHDL, provides a syntax that allows you to describe the features of an IEEE Std. 1149.1 BST-capable device that can be tested. Test software development systems then use the BSDL files for test generation, analysis, and failure diagnostics. For more information, or to receive BSDL files for IEEE Std. 1149.1-compliant Cyclone II devices, visit the Altera web site at www.altera.com.

Conclusion

The IEEE Std. 1149.1 BST circuitry available in Cyclone II devices provides a cost-effective and efficient way to test systems that contain devices with tight lead spacing. Circuit boards with Altera and other IEEE Std. 1149.1-compliant devices can use the EXTEST, SAMPLE/PRELOAD, BYPASS, IDCODE, USERCODE, CLAMP, and HIGHZ modes to create serial patterns that internally test the pin connections between devices and check device operation.

References

Bleeker, H., P. van den Eijnden, and F. de Jong. *Boundary-Scan Test: A Practical Approach*. Eindhoven, The Netherlands: Kluwer Academic Publishers, 1993.

Institute of Electrical and Electronics Engineers, Inc. *IEEE Standard Test Access Port and Boundary-Scan Architecture* (IEEE Std 1149.1-2001). New York: Institute of Electrical and Electronics Engineers, Inc., 2001.

Tables 15–5 and 15–6 show the package information and package outline figure references, respectively, for the 144-pin TQFP package.

Table 15–5. 144-Pin TQFP Package Information				
Description	Specification			
Ordering code reference	Т			
Package acronym	TQFP			
Lead frame material	Copper			
Lead finish (plating)	Regular: 85Sn:15Pb (Typ.) Pb-free: Matte Sn			
JEDEC Outline Reference	MS-026 Variation: BFB			
Maximum lead coplanarity	0.003 inches (0.08mm)			
Weight	1.3 g			
Moisture sensitivity level	Printed on moisture barrier bag			

Table 15–6. 144-Pin TQFP Package Outline Dimensions						
Cumbal	Millimeter					
Symbol	Min.	Nom.	Max.			
Α	_	_	1.60			
A1	0.05	-	0.15			
A2	1.35	1.40	1.45			
D	22.00 BSC					
D1	20.00 BSC					
E	22.00 BSC					
E1	20.00 BSC					
L	0.45 0.60 0.75					
L1	1.00 REF					
S	0.20 – –					
b	0.17 0.22 0.27					
С	0.09 – 0.20					
е	0.50 BSC					
θ	0° 3.5° 7°					