



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, LCD, PWM, WDT
Number of I/O	57
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	72-UFBGA, WLCSP
Supplier Device Package	72-WLCSP (4.41x3.76)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l476jgy6ptr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.17	Voltage	reference buffer (VREFBUF)	39
3.18	Compa	rators (COMP)	39
3.19	Operati	onal amplifier (OPAMP)	. 40
3.20	Touch s	ensing controller (TSC)	40
3.21	Liquid c	rystal display controller (LCD)	41
3.22	Digital f	ilter for Sigma-Delta Modulators (DFSDM)	. 41
3.23	Randon	n number generator (RNG)	. 43
3.24	Timers	and watchdogs	43
	3.24.1	Advanced-control timer (TIM1, TIM8)	43
	3.24.2	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)	44
	3.24.3	Basic timers (TIM6 and TIM7)	44
	3.24.4	Low-power timer (LPTIM1 and LPTIM2)	44
	3.24.5	Independent watchdog (IWDG)	45
	3.24.6	System window watchdog (WWDG)	45
	3.24.7	SysTick timer	45
3.25	Real-tin	ne clock (RTC) and backup registers	. 46
3.26	Inter-int	egrated circuit interface (I <sup>2</sup> C)	47
3.27	Univers	al synchronous/asynchronous receiver transmitter (USART)	. 48
3.28	Low-po	wer universal asynchronous receiver transmitter (LPUART)	. 49
3.29	Serial p	eripheral interface (SPI)	. 50
3.30	Serial a	udio interfaces (SAI)	50
3.31	Single v	vire protocol master interface (SWPMI)	. 51
3.32	Controll	er area network (CAN)	51
3.33	Secure	digital input/output and MultiMediaCards Interface (SDMMC)	. 52
3.34	Univers	al serial bus on-the-go full-speed (OTG_FS)	. 52
3.35	Flexible	static memory controller (FSMC)	53
3.36	Quad S	PI memory interface (QUADSPI)	. 54
3.37	Develop	oment support	. 55
	3.37.1	Serial wire JTAG debug port (SWJ-DP)	55
	3.37.2	Embedded Trace Macrocell™	55
Pino	uts and	pin description	. 56
Mem	ory map	ping	. 88



4

5

## 3.4 Embedded Flash memory

STM32L476xx devices feature up to 1 Mbyte of embedded Flash memory available for storing programs and data. The Flash memory is divided into two banks allowing read-while-write operations. This feature allows to perform a read operation from one bank while an erase or program operation is performed to the other bank. The dual bank boot is also supported. Each bank contains 256 pages of 2 Kbyte.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
  - Level 0: no readout protection
  - Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
  - Level 2: chip readout protection: debug features (Cortex-M4 JTAG and serial wire), boot in RAM and bootloader selection are disabled (JTAG fuse). This selection is irreversible.

Area	Protection	U	ser executio	on	Debug, boot from RAM or boot from system memory (loader)				
	level	Read	Write	Erase	Read	Write	Erase		
Main	1	Yes	Yes	Yes	No	No	No		
memory	2	Yes	Yes	Yes	N/A	N/A	N/A		
System memory	1	Yes	No	No	Yes	No	No		
	2	Yes	No	No	N/A	N/A	N/A		
Option	1	Yes	Yes	Yes	Yes	Yes	Yes		
bytes	2	Yes	No	No	N/A	N/A	N/A		
Backup	1	Yes	Yes	N/A <sup>(1)</sup>	No	No	N/A <sup>(1)</sup>		
registers	2	Yes	Yes	N/A	N/A	N/A	N/A		
SDVM3	1	Yes	Yes	Yes <sup>(1)</sup>	No	No	No <sup>(1)</sup>		
SNAWZ	2	Yes	Yes	Yes	N/A	N/A	N/A		

Table 3. Access status versus readout protection level and execution modes

1. Erased when RDP change from Level 1 to Level 0.

- Write protection (WRP): the protected area is protected against erasing and programming. Two areas per bank can be selected, with 2-Kbyte granularity.
- Proprietary code readout protection (PCROP): a part of the flash memory can be
  protected against read and write from third parties. The protected area is execute-only:
  it can only be reached by the STM32 CPU, as an instruction code, while all other
  accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited.
  One area per bank can be selected, with 64-bit granularity. An additional option bit
  (PCROP\_RDP) allows to select if the PCROP area is erased or not when the RDP
  protection is changed from Level 1 to Level 0.



					Stop	o 0/1	Sto	op 2	Star	ndby	Shut	down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
Random number generator (RNG)	O <sup>(8)</sup>	O <sup>(8)</sup>	-	-	-	-	-	-	-	-	-	-	-
CRC calculation unit	0	0	0	0	-	-	-	-	-	-	-	-	-
GPIOs	0	0	0	0	0	0	0	0	(9)	5 pins (10)	(11)	5 pins (10)	-

Table 5. Functionalities depending on the working mode<sup>(1)</sup> (continued)

1. Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). - = Not available.

2. The Flash can be configured in power-down mode. By default, it is not in power-down mode.

3. The SRAM clock can be gated on or off.

4. SRAM2 content is preserved when the bit RRS is set in PWR\_CR3 register.

- Some peripherals with wakeup from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put off when the peripheral does not need it anymore.
- 6. UART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.
- 7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
- 8. Voltage scaling Range 1 only.
- 9. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
- 10. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.
- 11. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

## 3.9.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disable). In addition, the internal reset pull-up is deactivated when the reset source is internal.

## 3.9.6 VBAT operation

The VBAT pin allows to power the device VBAT domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when no external battery and an external supercapacitor are present. The VBAT pin supplies the RTC with LSE and the backup registers. Three anti-tamper detection pins are available in VBAT mode.

VBAT operation is automatically activated when V<sub>DD</sub> is not present.

An internal VBAT battery charging circuit is embedded and can be activated when  $\mathsf{V}_{\mathsf{DD}}$  is present.

*Note:* When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from VBAT operation.



DocID025976 Rev 4

The DFSDM peripheral supports:

- 8 multiplexed input digital serial channels:
  - configurable SPI interface to connect various SD modulator(s)
  - configurable Manchester coded 1 wire interface support
  - PDM (Pulse Density Modulation) microphone input support
  - maximum input clock frequency up to 20 MHz (10 MHz for Manchester coding)
  - clock output for SD modulator(s): 0..20 MHz
- alternative inputs from 8 internal digital parallel channels (up to 16 bit input resolution):
  - internal sources: device memory data streams (DMA)
- 4 digital filter modules with adjustable digital signal processing:
  - Sinc<sup>x</sup> filter: filter order/type (1..5), oversampling ratio (up to 1..1024)
  - integrator: oversampling ratio (1..256)
  - up to 24-bit output data resolution, signed output data format
- automatic data offset correction (offset stored in register by user)
- continuous or single conversion
- start-of-conversion triggered by:
  - software trigger
  - internal timers
  - external events
  - start-of-conversion synchronously with first digital filter module (DFSDM0)
- analog watchdog feature:
  - low value and high value data threshold registers
  - dedicated configurable Sincx digital filter (order = 1..3, oversampling ratio = 1..32)
  - input from final output data or from selected input digital serial channels
  - continuous monitoring independently from standard conversion
  - short circuit detector to detect saturated analog input values (bottom and top range):
    - up to 8-bit counter to detect 1..256 consecutive 0's or 1's on serial data stream
    - monitoring continuously each input serial channel
- break signal generation on analog watchdog event or on short circuit detector event
- extremes detector:
  - storage of minimum and maximum values of final conversion data
  - refreshed by software
- DMA capability to read the final conversion data
- interrupts: end of conversion, overrun, analog watchdog, short circuit, input serial channel clock absence
- "regular" or "injected" conversions:
  - "regular" conversions can be requested at any time or even in continuous mode without having any impact on the timing of "injected" conversions
  - "injected" conversions for precise timing and with high conversion priority



SAI features <sup>(1)</sup>	SAI1	SAI2
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	Х	Х
Mute mode	Х	Х
Stereo/Mono audio frame capability.	Х	Х
16 slots	Х	Х
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	Х	Х
FIFO Size	X (8 Word)	X (8 Word)
SPDIF	Х	Х

Table 13. SAI implementation

1. X: supported

# 3.31 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SWPMI) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSI TS 102 613 technical specification. The main features are:

- full-duplex communication mode
- automatic SWP bus state management (active, suspend, resume)
- configurable bitrate up to 2 Mbit/s
- automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

## 3.32 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

The CAN peripheral supports:

- Supports CAN protocol version 2.0 A, B Active
- Bit rates up to 1 Mbit/s



# 3.36 Quad SPI memory interface (QUADSPI)

The Quad SPI is a specialized communication interface targeting single, dual or quad SPI flash memories. It can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external flash is memory mapped and is seen by the system as if it were an internal memory

The Quad SPI interface supports:

- Three functional modes: indirect, status-polling, and memory-mapped
- SDR and DDR support
- Fully programmable opcode for both indirect and memory mapped mode
- Fully programmable frame format for both indirect and memory mapped mode
- Each of the 5 following phases can be configured independently (enable, length, single/dual/quad communication)
  - Instruction phase
  - Address phase
  - Alternate bytes phase
  - Dummy cycles phase
  - Data phase
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Programmable masking for external flash flag management
- Timeout management
- Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error



	1	2	3	4	5	6	7	8	9	10	11	12
A	PE3	PE1	PB8	BOOT0	PD7	PD5	PB4	PB3	PA15	PA14	PA13	PA12
в	PE4	PE2	PB9	PB7	PB6	PD6	PD4	PD3	PD1	PC12	PC10	PA11
с	PC13	PE5	PE0	VDD	PB5	PG14	PG13	PD2	PD0	PC11	VDDUSB	PA10
D	PC14- OSC32_IN	PE6	vss	PF2	PF1	PF0	PG12	PG10	PG9	PA9	PA8	PC9
E	PC15- OSC32_OUT	VBAT	vss	PF3					PG5	PC8	PC7	PC6
F	PH0-OSC_IN	VSS	PF4	PF5		vss	vss		PG3	PG4	vss	vss
G	PH1- OSC_OUT	VDD	PG11	PG6		VDD	VDDIO2		PG1	PG2	VDD	VDD
н	PC0	NRST	VDD	PG7					PG0	PD15	PD14	PD13
J	VSSA/VREF-	PC1	PC2	PA4	PA7	PG8	PF12	PF14	PF15	PD12	PD11	PD10
к	PG15	PC3	PA2	PA5	PC4	PF11	PF13	PD9	PD8	PB15	PB14	PB13
L	VREF+	PA0	PA3	PA6	PC5	PB2	PE8	PE10	PE12	PB10	PB11	PB12
м	VDDA	PA1	OPAMP1_ VINM	OPAMP2_ VINM	PB0	PB1	PE7	PE9	PE11	PE13	PE14	PE15
						•						MSv3

Figure 5. STM32L476Qx UFBGA132 ballout<sup>(1)</sup>

1. The above figure shows the package top view.



1. The above figure shows the package top view.



		Pin I	Numb	ber						Pin functions	
LQFP64	WLCSP72	WLCSP81	LQFP100	UFBGA132	LQFP144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	45	M11	67	PE14	I/O	FT	-	TIM1_CH4, TIM1_BKIN2, TIM1_BKIN2_COMP2, SPI1_MISO, QUADSPI_BK1_IO2, FMC_D11, EVENTOUT	-
-	-	-	46	M12	68	PE15	I/O	FT	-	TIM1_BKIN, TIM1_BKIN_COMP1, SPI1_MOSI, QUADSPI_BK1_IO3, FMC_D12, EVENTOUT	-
29	H3	H3	47	L10	69	PB10	I/O	FT_fl	-	TIM2_CH3, I2C2_SCL, SPI2_SCK, DFSDM_DATIN7, USART3_TX, LPUART1_RX, QUADSPI_CLK, LCD_SEG10, COMP1_OUT, SAI1_SCK_A, EVENTOUT	-
30	G3	G3	48	L11	70	PB11	I/O	FT_fl	-	TIM2_CH4, I2C2_SDA, DFSDM_CKIN7, USART3_RX, LPUART1_TX, QUADSPI_NCS, LCD_SEG11, COMP2_OUT, EVENTOUT	-
31	J2	J2	49	F12	71	VSS	S	-	-	-	-
32	J1	J1	50	G12	72	VDD	S	-	-	-	-
33	H1	H1	51	L12	73	PB12	I/O	FT_I	-	TIM1_BKIN, TIM1_BKIN_COMP2, I2C2_SMBA, SPI2_NSS, DFSDM_DATIN1, USART3_CK, LPUART1_RTS_DE, TSC_G1_IO1, LCD_SEG12, SWPMI1_IO, SAI2_FS_A, TIM15_BKIN, EVENTOUT	-

Table 15. STM32L476xxSTM32L476xx pin definitions (continued)



Bus	Boundary address	Size (bytes)	Peripheral
	0xA000 1000 - 0xA000 13FF	1 KB	QUADSPI
АПЬЗ	0xA000 0000 - 0xA000 0FFF	4 KB	FMC
	0x5006 0800 - 0x5006 0BFF	1 KB	RNG
	0x5004 0400 - 0x5006 07FF	129 KB	Reserved
	0x5004 0000 - 0x5004 03FF	1 KB	ADC
	0x5000 0000 - 0x5003 FFFF	16 KB	OTG_FS
	0x4800 2000 - 0x4FFF FFFF	~127 MB	Reserved
	0x4800 1C00 - 0x4800 1FFF	1 KB	GPIOH
AHB2	0x4800 1800 - 0x4800 1BFF	1 KB	GPIOG
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 1000 - 0x4800 13FF	1 KB	GPIOE
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
-	0x4002 4400 - 0x47FF FFFF	~127 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	1 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
	0x4002 2000 - 0x4002 23FF	1 KB	FLASH registers
ANDI	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0800 - 0x4002 0FFF	2 KB	Reserved
	0x4002 0400 - 0x4002 07FF	1 KB	DMA2
	0x4002 0000 - 0x4002 03FF	1 KB	DMA1

Table 18. STM32L476xx memory	y map and	peripheral	register	boundary
ad	dresses <sup>(1</sup>	)		



				runnii	ng from	Flash,	ART dis	able				(4)		
		Cond	itions				TYP					MAX <sup>(1)</sup>		
Symbol	Parameter	-	Voltage scaling	f <sub>HCLK</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C
				26 MHz	3.15	3.19	3.31	3.50	3.85	3.47	3.70	3.84	4.26	4.88
				16 MHz	2.24	2.28	2.39	2.57	2.90	2.46	2.60	2.74	3.16	3.78
				8 MHz	1.26	1.29	1.40	1.57	1.89	1.40	1.50	1.64	2.06	2.68
			Range 2	4 MHz	0.71	0.75	0.85	1.02	1.34	0.79	0.88	1.06	1.38	2.21
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48MHz included, bypass mode PLL ON above 48 MHz all peripherals disable		2 MHz	0.42	0.45	0.55	0.72	1.04	0.46	0.55	0.73	1.09	1.88
	Supply			1 MHz	0.27	0.30	0.40	0.57	0.89	0.30	0.38	0.57	0.90	1.61
Run)סס	current in			100 kHz	0.14	0.17	0.27	0.43	0.75	0.17	0.22	0.40	0.74	1.44
	Run mode			80 MHz	10.0	10.1	10.3	10.6	11.0	11.00	11.35	11.64	12.26	13.10
				72 MHz	9.06	9.13	9.28	9.51	9.92	9.97	10.36	10.65	11.06	11.69
				64 MHz	8.96	9.04	9.22	9.48	9.92	9.86	10.25	10.54	10.95	11.79
			Range 1	48 MHz	7.64	7.72	7.91	8.17	8.62	8.40	8.76	8.90	9.52	10.36
				32 MHz	5.49	5.57	5.74	5.98	6.40	6.04	6.40	6.69	7.10	7.94
				24 MHz	4.16	4.22	4.36	4.57	4.96	4.60	4.86	5.15	5.56	6.19
				16 MHz	2.93	2.99	3.13	3.35	3.75	3.22	3.43	3.72	4.13	4.97
	Supply			2 MHz	358	392	503	683	1050	435	501	694	1069	1819
	current in	f <sub>HCLK</sub> = f <sub>MSI</sub>		1 MHz	197	230	340	519	880	245	312	512	887	1637
	Low-power	all peripherals disab	le	400 kHz	97	126	235	414	778	130	202	402	777	1527
	, an			100 kHz	47	77	186	365	726	85	147	347	711	1472

Table 27. Current consumption in Run and Low-power run modes, code with data processing

1. Guaranteed by characterization results, unless otherwise specified.

DocID025976 Rev 4

- 1. The BusMatrix is automatically active when at least one master is ON (CPU, DMA).
- 2. The GPIOx (x= A...H) dynamic current consumption is approximately divided by a factor two versus this table values when the GPIO port is locked thanks to LCKK and LCKy bits in the GPIOx\_LCKR register. In order to save the full GPIOx current consumption, the GPIOx clock should be disabled in the RCC when all port I/Os are used in alternate function or analog mode (clock is only required to read or write into GPIO registers, and is not used in AF or analog modes).
- 3. The AHB to APB1 Bridge is automatically active when at least one peripheral is ON on the APB1.
- 4. The AHB to APB2 Bridge is automatically active when at least one peripheral is ON on the APB2.

# 6.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 41* are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

Symbol	Parameter		Conditions	Тур	Max	Unit
t <sub>WUSLEEP</sub>	Wakeup time from Sleep mode to Run mode		-	6	6	Nb of
twulpsleep	Wakeup time from Low- power sleep mode to Low- power run mode	Wakeup in Flash low-power sleep FLASH_ACR) an	with Flash in power-down during mode (SLEEP_PD=1 in d with clock MSI = 2 MHz	6	9.3	CPU cycles
		Pange 1	Wakeup clock MSI = 48 MHz	5.6	10.9	
		Range	Wakeup clock HSI16 = 16 MHz	4.7	10.4	
	Wake up time from Stop 0 mode to Run mode in Flash	Range 2	Wakeup clock MSI = 24 MHz	5.7	11.1	
			Wakeup clock HSI16 = 16 MHz	4.5	10.5	
t			Wakeup clock MSI = 4 MHz	6.6	14.2	
WUSTOP0		Pange 1	Wakeup clock MSI = 48 MHz	0.7	2.05	μο
	Wake up time from Stop 0	Range	Wakeup clock HSI16 = 16 MHz	1.7	2.8	
	mode to Low-power run		Wakeup clock MSI = 24 MHz	0.8	2.72	
	mode in SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	1.7	2.8	
			Wakeup clock MSI = 4 MHz	2.4	11.32	

## Table 41. Low-power mode wakeup timings<sup>(1)</sup>



Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f	PLL input clock <sup>(2)</sup>	-	4	-	16	MHz			
'PLL_IN	PLL input clock duty cycle	-	45	-	55	%			
£	DLL multiplier output clock D	Voltage scaling Range 1	2.0645	-	80				
<sup>I</sup> PLL_P_OUT		Voltage scaling Range 2	2.0645	-	26	- MHz			
£	DLL multiplier output clock O	Voltage scaling Range 1	8	-	80				
'PLL_Q_OUT		Voltage scaling Range 2	8	-	26				
f <sub>PLL_R_OUT</sub>	DLL multiplier output clock P	Voltage scaling Range 1	8	-	80				
		Voltage scaling Range 2	8	-	26				
4		Voltage scaling Range 1		-	344				
VCO_OUT		/oltage scaling Range 2 64 -			128	1011 12			
t <sub>LOCK</sub>	PLL lock time	-	-	15	40	μs			
littor	RMS cycle-to-cycle jitter	System clock 80 MHz	-	40	-	+00			
Jillei	RMS period jitter		-	30	-	±ps			
		VCO freq = 64 MHz	-	150	200				
	PLL power consumption on	VCO freq = 96 MHz	-	200	260	- μΑ			
IDD(PLL)	V <sub>DD</sub> <sup>(1)</sup>	VCO freq = 192 MHz	-	300	380				
		VCO freq = 344 MHz	-	520	650				

## Table 50. PLL, PLLSAI1, PLLSAI2 characteristics<sup>(1)</sup>

1. Guaranteed by design.

2. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between the 3 PLLs.



## 6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 53*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, $T_A$ = +25 °C, f <sub>HCLK</sub> = 80 MHz, conforming to IEC 61000-4-2	3B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance	$V_{DD}$ = 3.3 V, $T_A$ = +25 °C, f <sub>HCLK</sub> = 80 MHz, conforming to IEC 61000-4-4	4A

#### Table 53. EMS characteristics

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)



Sym- bol	Parameter	C	Conditions <sup>(4</sup>	)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	4	6.5	
Total		ended	Slow channel (max speed)	-	4	6.5		
	error		Differential	Fast channel (max speed)	-	3.5	5.5	
			Differential	Slow channel (max speed)	-	3.5	5.5	
			Single	Fast channel (max speed)	-	1	4.5	
FO	Offset		ended	Slow channel (max speed)	-	1	5	
	error		Differential	Fast channel (max speed)	-	1.5	3	
			Differential	Slow channel (max speed)	-	1.5	3	
			Single	Fast channel (max speed)	-	2.5	6	
FG	Gain error		ended	Slow channel (max speed)	-	2.5	6	ISB
LO	Gainento	Differential linearity error ADC clock frequency $\leq$ 80 MHz, Sampling rate $\leq$ 5.33 Msps, 2 V $\leq$ V <sub>DDA</sub>	Differential	Fast channel (max speed)	-	2.5	3.5	- LSB - - - - -
			Differential	Slow channel (max speed)	-	2.5	3.5	
			Single	Fast channel (max speed)	-	1	1.5	
ED	Differential linearity error		ended	Slow channel (max speed)	-	1	1.5	
			Differential	Fast channel (max speed)	-	1	1.2	
				Slow channel (max speed)	-	1	1.2	
			Single ended	Fast channel (max speed)	-	1.5	3.5	
	Integral			Slow channel (max speed)	-	1.5	3.5	
	error		Differential	Fast channel (max speed)	-	1	3	
				Slow channel (max speed)	-	1	2.5	
		Effective number of bits	Single ended	Fast channel (max speed)	10	10.5	-	
ENOR	Effective			Slow channel (max speed)	10	10.5	-	bite
LINOD	bits		Differential	Fast channel (max speed)	10.7	10.9	-	DILS
			Differential	Slow channel (max speed)	10.7	10.9	-	
	Signal to		Single	Fast channel (max speed)	62	65	-	
	noise and		ended	Slow channel (max speed)	62	65	-	
SINAD	distortion		Difforential	Fast channel (max speed)	66	67.4	-	
	1010		Dillerential	Slow channel (max speed)	66	67.4	-	dP
			Single	Fast channel (max speed)	64	66	-	υĎ
SNID	Signal-to-		ended	Slow channel (max speed)	64	66	-	
	noise ratio		Differential	Fast channel (max speed)	66.5	68	-	
			Dinerential	Slow channel (max speed)	66.5	68	-	

Table 66. ADC accuracy	/ - limited test	conditions 2 <sup>(1)(2)(3)</sup>
Table 66. ADC accuracy	/ - iimitea tesi	$2^{(1)}$



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F <sub>СК</sub> 1/t <sub>(СК)</sub>		$1.71 < V_{DD} < 3.6 V$ , $C_{LOAD} = 20 pF$ Voltage Range 1	-	-	40	
	Quad SPI clock	2 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 20 pF Voltage Range 1	-	-	48	MU-7
	frequency	1.71 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 15 pF Voltage Range 1		-	48	IVITIZ
		1.71 < V <sub>DD</sub> < 3.6 V C <sub>LOAD</sub> = 20 pF Voltage Range 2	-	-	26	
t <sub>w(CKH)</sub>	Quad SPI clock high	f = 48 MHz proce=0	t <sub>(CK)</sub> /2-2	-	t <sub>(CK)</sub> /2	
t <sub>w(CKL)</sub>	and low time	AHBCLK - 40 Minz, prese-0	t <sub>(CK)</sub> /2	-	t <sub>(CK)</sub> /2+2	
t <sub>sf(IN)</sub> ;t <sub>sr(IN)</sub>	Data input setup time	Voltago Bango 1 and 2	3.5	-	-	
t <sub>hf(IN)</sub> ; t <sub>hr(IN)</sub>	Data input hold time	vollage Range Tanu Z	6.5	-	-	ne
4 .4	Data autaut valid time	Voltage Range 1		11	12	115
<sup>L</sup> vf(OUT) <sup>, L</sup> vr(OUT)		Voltage Range 2	-	15	19	
4 4 .	Data output hold time	Voltage Range 1	6	-		
<sup>l</sup> hf(OUT) <sup>,</sup> <sup>l</sup> hr(OUT)		Voltage Range 2	8 -		1 -	

					(4)
Table 85.	QUADSPI	characteristics	in	DDR	mode <sup>(1)</sup>

1. Guaranteed by characterization results.











DocID025976 Rev 4



Symbol	Parameter	Min	Мах	Unit
t <sub>w(NE)</sub>	FMC_NE low time	2T <sub>HCLK</sub> -0.5	2T <sub>HCLK</sub> +0.5	
t <sub>v(NOE_NE)</sub>	FMC_NEx low to FMC_NOE low	0	1	
t <sub>w(NOE)</sub>	FMC_NOE low time	2T <sub>HCLK</sub> -0.5	2T <sub>HCLK</sub> +1	
t <sub>h(NE_NOE)</sub>	FMC_NOE high to FMC_NE high hold time	0	-	
$t_{v(A\_NE)}$	FMC_NEx low to FMC_A valid	-	3.5	
t <sub>h(A_NOE)</sub>	Address hold time after FMC_NOE high		-	
t <sub>v(BL_NE)</sub>	v(BL_NE) FMC_NEx low to FMC_BL valid		2	ne
t <sub>h(BL_NOE)</sub>	t <sub>h(BL_NOE)</sub> FMC_BL hold time after FMC_NOE high		-	115
t <sub>su(Data_NE)</sub>	su(Data_NE) Data to FMC_NEx high setup time		-	
t <sub>su(Data_NOE)</sub>	t <sub>su(Data_NOE)</sub> Data to FMC_NOEx high setup time		-	
t <sub>h(Data_NOE)</sub>	ata_NOE) Data hold time after FMC_NOE high		-	
t <sub>h(Data_NE)</sub>	t <sub>h(Data_NE)</sub> Data hold time after FMC_NEx high		-	
t <sub>v(NADV_NE)</sub>	FMC_NEx low to FMC_NADV low	-	1	
t <sub>w(NADV)</sub>	FMC_NADV low time	-	T <sub>HCLK</sub> +0.5	

 Table 90. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings<sup>(1)(2)</sup>

1. CL = 30 pF.

2. Guaranteed by characterization results.

Table 91. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT
timings <sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FMC_NE low time	7T <sub>HCLK</sub> -0.5	7T <sub>HCLK</sub> +0.5	
t <sub>w(NOE)</sub>	FMC_NWE low time	5T <sub>HCLK</sub> -0.5	5T <sub>HCLK</sub> +0.5	
t <sub>w(NWAIT)</sub>	FMC_NWAIT low time	T <sub>HCLK</sub> -0.5	-	ns
t <sub>su(NWAIT_NE)</sub>	FMC_NWAIT valid before FMC_NEx high	5T <sub>HCLK</sub> +2	-	
t <sub>h(NE_NWAIT)</sub>	FMC_NEx hold time after FMC_NWAIT invalid	4T <sub>HCLK</sub>	-	

1. CL = 30 pF.

2. Guaranteed by characterization results.





Figure 43. Synchronous non-multiplexed NOR/PSRAM read timings

Table 100. Synchronous non-multiplexed NOR/PSRAM read timings '	Table 100.	Synchronous non-multi	plexed NOR/PSRAM	read timinas <sup>(1)(2</sup>
---	------------	-----------------------	------------------	-------------------------------

Symbol	Parameter	Min	Мах	Unit
t <sub>w(CLK)</sub>	FMC_CLK period	2T <sub>HCLK</sub>	-	
$t_{d(CLKL-NExL)}$	CLKL-NExL) FMC_CLK low to FMC_NEx low (x=02)		2.5	
t <sub>d(CLKH-NExH)</sub>	FMC_CLK high to FMC_NEx high (x= 02)	T <sub>HCLK</sub> -0.5	-	
t <sub>d(CLKL-NADVL)</sub>	FMC_CLK low to FMC_NADV low	-	2	
t <sub>d(CLKL-NADVH)</sub>	FMC_CLK low to FMC_NADV high	0.5	-	
t <sub>d(CLKL-AV)</sub>	CLKL-AV) FMC_CLK low to FMC_Ax valid (x=1625)		3.5	
t <sub>d(CLKH-AIV)</sub>	-AIV) FMC_CLK high to FMC_Ax invalid (x=1625)		-	ns
t <sub>d(CLKL-NOEL)</sub>	KL-NOEL) FMC_CLK low to FMC_NOE low		2	
t <sub>d(CLKH-NOEH)</sub>	FMC_CLK high to FMC_NOE high	T <sub>HCLK</sub> -0.5	-	
t <sub>su(DV-CLKH)</sub>	FMC_D[15:0] valid data before FMC_CLK high	0	-	
t <sub>h(CLKH-DV)</sub>	H-DV) FMC_D[15:0] valid data after FMC_CLK high		-	
t <sub>su(NWAIT-CLKH)</sub>	FMC_NWAIT valid before FMC_CLK high	0	-	
t <sub>h(CLKH-NWAIT)</sub>	FMC_NWAIT valid after FMC_CLK high	4	-	1



- 1. CL = 30 pF.
- 2. Guaranteed by characterization results.



### Figure 44. Synchronous non-multiplexed PSRAM write timings



# 7.4 WLCSP81 package information



Figure 58. WLCSP81 - 81-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.

Table 108. WLCSP81- 81-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale
package mechanical data

Symbol		millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
A	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.175	-	-	0.0069	-
A2	-	0.380	-	-	0.0150	-
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-
b <sup>(3)</sup>	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	4.3734	4.4084	4.4434	0.1722	0.1736	0.1749
E	3.7244	3.7594	3.7944	0.1466	0.1480	0.1494
е	-	0.400	-	-	0.0157	-
e1	-	3.200	-	-	0.1260	-
e2	-	3.200	-	-	0.1260	-



# 7.6 LQFP64 package information

Figure 64. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline



1. Drawing is not to scale.

Table 112. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat						
package mechanical data						

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-

