




Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, LCD, PWM, WDT
Number of I/O	57
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	72-UFBGA, WLCSP
Supplier Device Package	72-WLCSP (4.41x3.76)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l476jgy6utr

List of tables

Table 1.	Device summary	1
Table 2.	STM32L476xx family device features and peripheral counts	13
Table 3.	Access status versus readout protection level and execution modes.	17
Table 4.	STM32L476 modes overview	22
Table 5.	Functionalities depending on the working mode.	27
Table 6.	STM32L476xx peripherals interconnect matrix	30
Table 7.	DMA implementation	35
Table 8.	Temperature sensor calibration values.	38
Table 9.	Internal voltage reference calibration values	38
Table 10.	Timer feature comparison.	43
Table 11.	I2C implementation.	47
Table 12.	STM32L4x6 USART/UART/LPUART features	48
Table 13.	SAI implementation.	51
Table 14.	Legend/abbreviations used in the pinout table	59
Table 15.	STM32L476xxSTM32L476xx pin definitions	60
Table 16.	Alternate function AF0 to AF7 (for AF8 to AF15 see Table 17)	73
Table 17.	Alternate function AF8 to AF15 (for AF0 to AF7 see Table 16)	80
Table 18.	STM32L476xx memory map and peripheral register boundary addresses	89
Table 19.	Voltage characteristics	95
Table 20.	Current characteristics	96
Table 21.	Thermal characteristics.	96
Table 22.	General operating conditions	97
Table 23.	Operating conditions at power-up / power-down	98
Table 24.	Embedded reset and power control block characteristics.	99
Table 25.	Embedded internal voltage reference.	101
Table 26.	Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF)	104
Table 27.	Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART disable	105
Table 28.	Current consumption in Run and Low-power run modes, code with data processing running from SRAM1	106
Table 29.	Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF)	107
Table 30.	Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable	108
Table 31.	Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1	108
Table 32.	Current consumption in Sleep and Low-power sleep modes, Flash ON	109
Table 33.	Current consumption in Low-power sleep modes, Flash in power-down	110
Table 34.	Current consumption in Stop 2 mode	110
Table 35.	Current consumption in Stop 1 mode	113
Table 36.	Current consumption in Stop 0 mode	115
Table 37.	Current consumption in Standby mode	116
Table 38.	Current consumption in Shutdown mode	117
Table 39.	Current consumption in VBAT mode	119
Table 40.	Peripheral current consumption	121
Table 41.	Low-power mode wakeup timings	124

List of figures

Figure 1.	STM32L476xx block diagram	15
Figure 2.	Power supply overview	20
Figure 3.	Clock tree	34
Figure 4.	STM32L476Zx LQFP144 pinout ⁽¹⁾	56
Figure 5.	STM32L476Qx UFBGA132 ballout ⁽¹⁾	57
Figure 6.	STM32L476Vx LQFP100 pinout ⁽¹⁾	57
Figure 7.	STM32L476Mx WLCSP81 ballout ⁽¹⁾	58
Figure 8.	STM32L476Jx WLCSP72 ballout ⁽¹⁾	58
Figure 9.	STM32L476Rx LQFP64 pinout ⁽¹⁾	59
Figure 10.	STM32L476 memory map	88
Figure 11.	Pin loading conditions	93
Figure 12.	Pin input voltage	93
Figure 13.	Power supply scheme	94
Figure 14.	Current consumption measurement scheme	95
Figure 15.	VREFINT versus temperature	102
Figure 16.	High-speed external clock source AC timing diagram	126
Figure 17.	Low-speed external clock source AC timing diagram	127
Figure 18.	Typical application with an 8 MHz crystal	129
Figure 19.	Typical application with a 32.768 kHz crystal	130
Figure 20.	HSI16 frequency versus temperature	132
Figure 21.	Typical current consumption versus MSI frequency	136
Figure 22.	I/O input characteristics	144
Figure 23.	I/O AC characteristics definition ⁽¹⁾	148
Figure 24.	Recommended NRST pin protection	149
Figure 25.	ADC accuracy characteristics	162
Figure 26.	Typical connection diagram using the ADC	162
Figure 27.	12-bit buffered / non-buffered DAC	165
Figure 28.	SPI timing diagram - slave mode and CPHA = 0	181
Figure 29.	SPI timing diagram - slave mode and CPHA = 1	182
Figure 30.	SPI timing diagram - master mode	182
Figure 31.	Quad SPI timing diagram - SDR mode	184
Figure 32.	Quad SPI timing diagram - DDR mode	184
Figure 33.	SAI master timing waveforms	186
Figure 34.	SAI slave timing waveforms	187
Figure 35.	SDIO high-speed mode	188
Figure 36.	SD default mode	189
Figure 37.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	192
Figure 38.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	194
Figure 39.	Asynchronous multiplexed PSRAM/NOR read waveforms	195
Figure 40.	Asynchronous multiplexed PSRAM/NOR write waveforms	197
Figure 41.	Synchronous multiplexed NOR/PSRAM read timings	199
Figure 42.	Synchronous multiplexed PSRAM write timings	201
Figure 43.	Synchronous non-multiplexed NOR/PSRAM read timings	203
Figure 44.	Synchronous non-multiplexed PSRAM write timings	204
Figure 45.	NAND controller waveforms for read access	206
Figure 46.	NAND controller waveforms for write access	206
Figure 47.	NAND controller waveforms for common memory read access	206
Figure 48.	NAND controller waveforms for common memory write access	207

3.36 Quad SPI memory interface (QUADSPI)

The Quad SPI is a specialized communication interface targeting single, dual or quad SPI flash memories. It can operate in any of the three following modes:


- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external flash is memory mapped and is seen by the system as if it were an internal memory

The Quad SPI interface supports:

- Three functional modes: indirect, status-polling, and memory-mapped
- SDR and DDR support
- Fully programmable opcode for both indirect and memory mapped mode
- Fully programmable frame format for both indirect and memory mapped mode
- Each of the 5 following phases can be configured independently (enable, length, single/dual/quad communication)
 - Instruction phase
 - Address phase
 - Alternate bytes phase
 - Dummy cycles phase
 - Data phase
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Programmable masking for external flash flag management
- Timeout management
- Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error

4 Pinouts and pin description

Figure 4. STM32L476Zx LQFP144 pinout⁽¹⁾



1. The above figure shows the package top view.


Figure 5. STM32L476Qx UFBGA132 ballout⁽¹⁾

	1	2	3	4	5	6	7	8	9	10	11	12				
A	PE3	PE1	PB8	BOOT0	PD7	PD5	PB4	PB3	PA15	PA14	PA13	PA12				
B	PE4	PE2	PB9	PB7	PB6	PD6	PD4	PD3	PD1	PC12	PC10	PA11				
C	PC13	PE5	PE0	VDD	PB5	PG14	PG13	PD2	PD0	PC11	VDDUSB	PA10				
D	PC14- OSC32_IN	PE6	VSS	PF2	PF1	PF0	PG12	PG10	PG9	PA9	PA8	PC9				
E	PC15- OSC32_OUT	VBAT	VSS	PF3	<table><tr><td>VSS</td><td>VSS</td></tr><tr><td>VDD</td><td>VDDIO2</td></tr></table>				VSS	VSS	VDD	VDDIO2	PG5	PC8	PC7	PC6
VSS	VSS															
VDD	VDDIO2															
F	PH0-OSC_IN	VSS	PF4	PF5					PG3	PG4	VSS	VSS				
G	PH1- OSC_OUT	VDD	PG11	PG6	PG1	PG2	VDD	VDD								
H	PC0	NRST	VDD	PG7					PG0	PD15	PD14	PD13				
J	VSSA/VREF-	PC1	PC2	PA4	PA7	PG8	PF12	PF14	PF15	PD12	PD11	PD10				
K	PG15	PC3	PA2	PA5	PC4	PF11	PF13	PD9	PD8	PB15	PB14	PB13				
L	VREF+	PA0	PA3	PA6	PC5	PB2	PE8	PE10	PE12	PB10	PB11	PB12				
M	VDDA	PA1	OPAMP1_ VINM	OPAMP2_ VINM	PB0	PB1	PE7	PE9	PE11	PE13	PE14	PE15				

MSV35003V7

1. The above figure shows the package top view.

Figure 6. STM32L476Vx LQFP100 pinout⁽¹⁾



1. The above figure shows the package top view.

Table 15. STM32L476xxSTM32L476xx pin definitions (continued)

Pin Number						Pin name (function after reset)	Pin type	I/O structure	Notes	Pin functions	
LQFP64	WLCSP72	WLCSP81	LQFP100	UFBGA132	LQFP144					Alternate functions	Additional functions
45	C1	C1	71	A12	104	PA12	I/O	FT_u	-	TIM1_ETR, USART1_RTS_DE, CAN1_TX, OTG_FS_DP, EVENTOUT	-
46	C2	C2	72	A11	105	PA13 (JTMS-SWDIO)	I/O	FT	(3)	JTMS-SWDIO, IR_OUT, OTG_FS_NOE, EVENTOUT	-
47	B1	B1	-	-	-	VSS	S	-	-	-	-
48	A1	A1	73	C11	106	VDDUSB	S	-	-	-	-
-	-	-	74	F11	107	VSS	S	-	-	-	-
-	-	-	75	G11	108	VDD	S	-	-	-	-
49	B2	B2	76	A10	109	PA14 (JTCK-SWCLK)	I/O	FT	(3)	JTCK-SWCLK, EVENTOUT	-
50	A2	A2	77	A9	110	PA15 (JTDI)	I/O	FT_I	(3)	JTDI, TIM2_CH1, TIM2_ETR, SPI1_NSS, SPI3_NSS, UART4_RTS_DE, TSC_G3_IO1, LCD_SEG17, SAI2_FS_B, EVENTOUT	-
51	D3	D3	78	B11	111	PC10	I/O	FT_I	-	SPI3_SCK, USART3_TX, UART4_TX, TSC_G3_IO2, LCD_COM4/LCD_SEG28/ LCD_SEG40, SDMMC1_D2, SAI2_SCK_B, EVENTOUT	-
52	C3	C3	79	C10	112	PC11	I/O	FT_I	-	SPI3_MISO, USART3_RX, UART4_RX, TSC_G3_IO3, LCD_COM5/LCD_SEG29/ LCD_SEG41, SDMMC1_D3, SAI2_MCLK_B, EVENTOUT	-
53	B3	B3	80	B10	113	PC12	I/O	FT_I	-	SPI3_MOSI, USART3_CK, UART5_TX, TSC_G3_IO4, LCD_COM6/LCD_SEG30/ LCD_SEG42, SDMMC1_CK, SAI2_SD_B, EVENTOUT	-
-	-	-	81	C9	114	PD0	I/O	FT	-	SPI2_NSS, DFSDM_DATIN7, CAN1_RX, FMC_D2, EVENTOUT	-

Table 16. Alternate function AF0 to AF7 (for AF8 to AF15 see [Table 17](#)) (continued)

Port		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
		SYS_AF	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	TIM1/TIM2/ TIM3/TIM4/ TIM5	TIM8	I2C1/I2C2/I2C3	SPI1/SPI2	SPI3/DFSDM	USART1/ USART2/ USART3
Port D	PD0	-	-	-	-	-	SPI2_NSS	DFSDM_DATIN7	-
	PD1	-	-	-	-	-	SPI2_SCK	DFSDM_CKIN7	-
	PD2	-	-	TIM3_ETR	-	-	-	-	USART3_RTS_ DE
	PD3	-	-	-	-	-	SPI2_MISO	DFSDM_DATIN0	USART2_CTS
	PD4	-	-	-	-	-	SPI2_MOSI	DFSDM_CKIN0	USART2_RTS_ DE
	PD5	-	-	-	-	-	-	-	USART2_TX
	PD6	-	-	-	-	-	-	DFSDM_DATIN1	USART2_RX
	PD7	-	-	-	-	-	-	DFSDM_CKIN1	USART2_CK
	PD8	-	-	-	-	-	-	-	USART3_TX
	PD9	-	-	-	-	-	-	-	USART3_RX
	PD10	-	-	-	-	-	-	-	USART3_CK
	PD11	-	-	-	-	-	-	-	USART3_CTS
	PD12	-	-	TIM4_CH1	-	-	-	-	USART3_RTS_ DE
	PD13	-	-	TIM4_CH2	-	-	-	-	-
	PD14	-	-	TIM4_CH3	-	-	-	-	-
	PD15	-	-	TIM4_CH4	-	-	-	-	-

Table 17. Alternate function AF8 to AF15 (for AF0 to AF7 see [Table 16](#)) (continued)

Port		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
		UART4, UART5, LPUART1	CAN1, TSC	OTG_FS, QUADSPI	LCD	SDMMC1, COMP1, COMP2, FMC, SWPMI1	SAI1, SAI2	TIM2, TIM15, TIM16, TIM17, LPTIM2	EVENTOUT
Port H	PH0	-	-	-	-	-	-	-	EVENTOUT
	PH1	-	-	-	-	-	-	-	EVENTOUT

Table 24. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Typ	Max	Unit
$t_{RSTTEMPO}^{(2)}$	Reset temporization after BOR0 is detected	V_{DD} rising	-	250	400	μs
$V_{BOR0}^{(2)}$	Brown-out reset threshold 0	Rising edge	1.62	1.66	1.7	V
		Falling edge	1.6	1.64	1.69	
V_{BOR1}	Brown-out reset threshold 1	Rising edge	2.06	2.1	2.14	V
		Falling edge	1.96	2	2.04	
V_{BOR2}	Brown-out reset threshold 2	Rising edge	2.26	2.31	2.35	V
		Falling edge	2.16	2.20	2.24	
V_{BOR3}	Brown-out reset threshold 3	Rising edge	2.56	2.61	2.66	V
		Falling edge	2.47	2.52	2.57	
V_{BOR4}	Brown-out reset threshold 4	Rising edge	2.85	2.90	2.95	V
		Falling edge	2.76	2.81	2.86	
V_{PVD0}	Programmable voltage detector threshold 0	Rising edge	2.1	2.15	2.19	V
		Falling edge	2	2.05	2.1	
V_{PVD1}	PVD threshold 1	Rising edge	2.26	2.31	2.36	V
		Falling edge	2.15	2.20	2.25	
V_{PVD2}	PVD threshold 2	Rising edge	2.41	2.46	2.51	V
		Falling edge	2.31	2.36	2.41	
V_{PVD3}	PVD threshold 3	Rising edge	2.56	2.61	2.66	V
		Falling edge	2.47	2.52	2.57	
V_{PVD4}	PVD threshold 4	Rising edge	2.69	2.74	2.79	V
		Falling edge	2.59	2.64	2.69	
V_{PVD5}	PVD threshold 5	Rising edge	2.85	2.91	2.96	V
		Falling edge	2.75	2.81	2.86	
V_{PVD6}	PVD threshold 6	Rising edge	2.92	2.98	3.04	V
		Falling edge	2.84	2.90	2.96	
V_{hyst_BORH0}	Hysteresis voltage of BORH0	Hysteresis in continuous mode	-	20	-	mV
		Hysteresis in other mode	-	30	-	
$V_{hyst_BOR_PVD}$	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	mV
$I_{DD}^{(3)}$ (BOR_PVD) ⁽²⁾	BOR ⁽³⁾ (except BOR0) and PVD consumption from V_{DD}	-	-	1.1	1.6	μA
V_{PVM1}	V_{DDUSB} peripheral voltage monitoring	-	1.18	1.22	1.26	V

6.3.4 Embedded voltage reference

The parameters given in [Table 25](#) are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 22: General operating conditions](#).

Table 25. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{REFINT}	Internal reference voltage	$-40\text{ }^{\circ}\text{C} < T_A < +130\text{ }^{\circ}\text{C}$	1.182	1.212	1.232	V
$t_{S_vrefint}^{(1)}$	ADC sampling time when reading the internal reference voltage	-	4 ⁽²⁾	-	-	μs
$t_{start_vrefint}$	Start time of reference voltage buffer when ADC is enable	-	-	8	12 ⁽²⁾	μs
$I_{DD}(V_{REFINTBUF})$	V_{REFINT} buffer consumption from V_{DD} when converted by ADC	-	-	12.5	20 ⁽²⁾	μA
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	$V_{DD} = 3\text{ V}$	-	5	7.5 ⁽²⁾	mV
T_{Coeff}	Average temperature coefficient	$-40\text{ }^{\circ}\text{C} < T_A < +130\text{ }^{\circ}\text{C}$	-	30	50 ⁽²⁾	ppm/ $^{\circ}\text{C}$
A_{Coeff}	Long term stability	1000 hours, $T = 25\text{ }^{\circ}\text{C}$	-	-	TBD ⁽²⁾	ppm
$V_{DDCoeff}$	Average voltage coefficient	$3.0\text{ V} < V_{DD} < 3.6\text{ V}$	-	250	1200 ⁽²⁾	ppm/V
V_{REFINT_DIV1}	1/4 reference voltage	-	24	25	26	% V_{REFINT}
V_{REFINT_DIV2}	1/2 reference voltage		49	50	51	
V_{REFINT_DIV3}	3/4 reference voltage		74	75	76	

1. The shortest sampling time can be determined in the application by multiple iterations.
2. Guaranteed by design.

Table 35. Current consumption in Stop 1 mode

Symbol	Parameter	Conditions			TYP					MAX ⁽¹⁾					Unit
		-	-	V _{DD}	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	
I _{DD} (Stop 1)	Supply current in Stop 1 mode, RTC disabled	-	LCD disabled	1.8 V	6.59	24.7	92.7	208	437	16	62	232	520	1093	µA
				2.4 V	6.65	24.8	92.9	209	439	17	62	232	523	1098	
				3 V	6.65	24.9	93.3	210	442	17	62	233	525	1105	
				3.6 V	6.70	25.1	93.8	212	447	17	63	235	530	1118	
		-	LCD enabled ⁽²⁾ clocked by LSI	1.8 V	7.00	25.2	97.2	219	461	18	63	243	548	1153	
				2.4 V	7.14	25.4	97.5	220	463	18	64	244	550	1158	
				3 V	7.24	25.7	97.7	221	465	18	64	244	553	1163	
				3.6 V	7.36	26.1	98.7	223	471	18	65	247	558	1178	
I _{DD} (Stop 1 with RTC)	Supply current in stop 1 mode, RTC enabled	RTC clocked by LSI	LCD disabled	1.8 V	6.88	25.0	93.1	209	439	17	63	233	523	1098	µA
				2.4 V	7.02	25.2	93.7	210	441	18	63	234	525	1103	
				3 V	7.12	25.4	94.2	212	444	18	64	236	530	1110	
				3.6 V	7.25	25.7	95.2	214	449	18	64	238	535	1123	
			LCD enabled ⁽²⁾	1.8 V	7.01	26.1	99.0	223	467	18	65	248	558	1168	
				2.4 V	7.14	26.3	99.6	225	470	18	66	249	563	1175	
				3 V	7.31	26.6	100.0	226	474	18	67	250	565	1185	
				3.6 V	7.41	26.9	102.0	229	480	19	67	255	573	1200	
		RTC clocked by LSE bypassed at 32768 Hz	LCD disabled	1.8 V	6.91	25.2	93.4	210	440	17	63	234	525	1100	
				2.4 V	7.04	25.3	94.2	211	443	18	63	236	528	1108	
				3 V	7.19	25.7	95.0	212	446	18	64	238	530	1115	
				3.6 V	7.97	26.0	96.1	215	451	20	65	240	538	1128	
		RTC clocked by LSE quartz ⁽³⁾ in low drive mode	LCD disabled	1.8 V	6.85	25.0	93.0	208.3	-	17	63	233	521	-	
				2.4 V	6.94	25.1	93.2	209.3	-	17	63	233	523	-	
				3 V	7.10	25.2	93.6	210.3	-	18	63	234	526	-	
				3.6 V	7.34	25.4	94.1	212.3	-	18	64	235	531	-	

Table 39. Current consumption in VBAT mode

Symbol	Parameter	Conditions		TYP					MAX ⁽¹⁾					Unit
		-	V _{BAT}	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	
I _{DD} (VBAT)	Backup domain supply current	RTC disabled	1.8 V	4	29	196	587	1663	10.8	73	490	1468	4158	nA
			2.4 V	5.27	36	226	673	1884	13.2	90	565	1683	4710	
			3 V	6	42	264	775	2147	15.5	106	660	1938	5368	
			3.6 V	10	58	323	919	2488	25.8	144	808	2298	6220	
		RTC enabled and clocked by LSE bypassed at 32768 Hz	1.8 V	183	201	367	729	-	-	-	-	-	-	
			2.4 V	268	295	486	901	-	-	-	-	-	-	
			3 V	376	412	602	1075	-	-	-	-	-	-	
			3.6 V	508	558	752	1299	-	-	-	-	-	-	
		RTC enabled and clocked by LSE quartz ⁽²⁾	1.8 V	302	344	521	915	1978	-	-	-	-	-	
			2.4 V	388	436	639	1091	2289	-	-	-	-	-	
			3 V	494	549	784	1301	2656	-	-	-	-	-	
			3.6 V	630	692	971	1571	3115	-	-	-	-	-	

1. Guaranteed by characterization results, unless otherwise specified.

2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in [Table 45](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 45. HSE oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Min	Typ	Max	Unit
f_{OSC_IN}	Oscillator frequency	-	4	8	48	MHz
R_F	Feedback resistor	-	-	200	-	k Ω
$I_{DD(HSE)}$	HSE current consumption	During startup ⁽³⁾	-	-	5.5	mA
		$V_{DD} = 3\text{ V}$, $R_m = 30\ \Omega$, $CL = 10\text{ pF@}8\text{ MHz}$	-	0.44	-	
		$V_{DD} = 3\text{ V}$, $R_m = 45\ \Omega$, $CL = 10\text{ pF@}8\text{ MHz}$	-	0.45	-	
		$V_{DD} = 3\text{ V}$, $R_m = 30\ \Omega$, $CL = 5\text{ pF@}48\text{ MHz}$	-	0.68	-	
		$V_{DD} = 3\text{ V}$, $R_m = 30\ \Omega$, $CL = 10\text{ pF@}48\text{ MHz}$	-	0.94	-	
		$V_{DD} = 3\text{ V}$, $R_m = 30\ \Omega$, $CL = 20\text{ pF@}48\text{ MHz}$	-	1.77	-	
G_m	Maximum critical crystal transconductance	Startup	-	-	1.5	mA/V
$t_{SU(HSE)}^{(4)}$	Startup time	V_{DD} is stabilized	-	2	-	ms

1. Guaranteed by design.

2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.


3. This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time

4. $t_{SU(HSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [Figure 18](#)). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 18. Typical application with an 8 MHz crystal



1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in [Table 46](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 46. LSE oscillator characteristics ($f_{LSE} = 32.768$ kHz)⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Min	Typ	Max	Unit
$I_{DD(LSE)}$	LSE current consumption	LSEDRV[1:0] = 00 Low drive capability	-	250	-	nA
		LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	
		LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
$G_{m_{critmax}}$	Maximum critical crystal gm	LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	$\mu A/V$
		LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	
		LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	
		LSEDRV[1:0] = 11 High drive capability	-	-	2.7	
$t_{SU(LSE)}^{(3)}$	Startup time	V_{DD} is stabilized	-	2	-	s

Table 71. VREFBUF characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DDA}(VREFBUF)$	VREFBUF consumption from V_{DDA}	$I_{load} = 0 \mu A$	-	16	25	μA
		$I_{load} = 500 \mu A$	-	18	30	
		$I_{load} = 4 mA$	-	35	50	

1. Guaranteed by design, unless otherwise specified.
2. In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which will follow (V_{DDA} - drop voltage).
3. Guaranteed by test in production.
4. To well control inrush current of VREFBUF during start-up phase and scaling change, V_{DDA} voltage should be in the range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively for $V_{RS} = 0$ and $V_{RS} = 0$.

6.3.27 Communication interfaces characteristics

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0351 reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not “true” open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIOx} is disabled, but is still present. Only FT_f I/O pins support Fm+ low level output current maximum requirement. Refer to [Section 6.3.14: I/O port characteristics](#) for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 82. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

1. Guaranteed by design.
2. Spikes with widths below t_{AF(min)} are filtered.
3. Spikes with widths above t_{AF(max)} are not filtered

Table 93. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$8T_{HCLK}+0.5$	$8T_{HCLK}+0.5$	ns
$t_{w(NWE)}$	FMC_NWE low time	$6T_{HCLK}-0.5$	$6T_{HCLK}+0.5$	
$t_{su(NWAIT_NE)}$	FMC_NWAIT valid before FMC_NEx high	$6T_{HCLK}+2$	-	
$t_{h(NE_NWAIT)}$	FMC_NEx hold time after FMC_NWAIT invalid	$4T_{HCLK}+2$	-	

1. CL = 30 pF.

2. Guaranteed by characterization results.



Figure 39. Asynchronous multiplexed PSRAM/NOR read waveforms

Figure 48. NAND controller waveforms for common memory write access**Table 102. Switching characteristics for NAND Flash read cycles⁽¹⁾⁽²⁾**

Symbol	Parameter	Min	Max	Unit
$T_{w(NOE)}$	FMC_NOE low width	$4T_{HCLK}-1$	$4T_{HCLK}+1$	ns
$T_{su(D-NOE)}$	FMC_D[15-0] valid data before FMC_NOE high	16	-	
$T_{h(NOE-D)}$	FMC_D[15-0] valid data after FMC_NOE high	6	-	
$T_{d(NCE-NOE)}$	FMC_NCE valid before FMC_NOE low	-	$3T_{HCLK}+1$	
$T_{h(NOE-ALE)}$	FMC_NOE high to FMC_ALE invalid	$2T_{HCLK}-2$	-	

1. CL = 30 pF.

2. Guaranteed by characterization results.

Table 103. Switching characteristics for NAND Flash write cycles⁽¹⁾⁽²⁾


Symbol	Parameter	Min	Max	Unit
$T_{w(NWE)}$	FMC_NWE low width	$4T_{HCLK}-1$	$4T_{HCLK}+1$	ns
$T_{v(NWE-D)}$	FMC_NWE low to FMC_D[15-0] valid	-	2.5	
$T_{h(NWE-D)}$	FMC_NWE high to FMC_D[15-0] invalid	$3T_{HCLK}-4$	-	
$T_{d(D-NWE)}$	FMC_D[15-0] valid before FMC_NWE high	$5T_{HCLK}-3$	-	
$T_{d(NCE-NWE)}$	FMC_NCE valid before FMC_NWE low	-	$3T_{HCLK}+1$	
$T_{h(NWE-ALE)}$	FMC_NWE high to FMC_ALE invalid	$2T_{HCLK}-2$	-	

1. CL = 30 pF.

2. Guaranteed by characterization results.

7.3 LQFP100 package information

Figure 55. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline



1. Drawing is not to scale.

Table 107. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data


Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591

Table 107. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
e	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 56. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.