



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                               |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                        |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                               |
| Core Size                  | 32-Bit Single-Core                                                                                                                                            |
| Speed                      | 80MHz                                                                                                                                                         |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB OTG                                                           |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, PWM, WDT                                                                                                                    |
| Number of I/O              | 109                                                                                                                                                           |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                             |
| RAM Size                   | 128K x 8                                                                                                                                                      |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                                  |
| Data Converters            | A/D 19x12b; D/A 2x12b                                                                                                                                         |
| Oscillator Type            | Internal                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                 |
| Package / Case             | 132-UFBGA                                                                                                                                                     |
| Supplier Device Package    | 132-UFBGA (7x7)                                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l476qei6tr">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l476qei6tr</a> |

|          |                                                                                |           |
|----------|--------------------------------------------------------------------------------|-----------|
| 3.17     | Voltage reference buffer (VREFBUF) . . . . .                                   | 39        |
| 3.18     | Comparators (COMP) . . . . .                                                   | 39        |
| 3.19     | Operational amplifier (OPAMP) . . . . .                                        | 40        |
| 3.20     | Touch sensing controller (TSC) . . . . .                                       | 40        |
| 3.21     | Liquid crystal display controller (LCD) . . . . .                              | 41        |
| 3.22     | Digital filter for Sigma-Delta Modulators (DFSDM) . . . . .                    | 41        |
| 3.23     | Random number generator (RNG) . . . . .                                        | 43        |
| 3.24     | Timers and watchdogs . . . . .                                                 | 43        |
| 3.24.1   | Advanced-control timer (TIM1, TIM8) . . . . .                                  | 43        |
| 3.24.2   | General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17) . . . . . | 44        |
| 3.24.3   | Basic timers (TIM6 and TIM7) . . . . .                                         | 44        |
| 3.24.4   | Low-power timer (LPTIM1 and LPTIM2) . . . . .                                  | 44        |
| 3.24.5   | Independent watchdog (IWDG) . . . . .                                          | 45        |
| 3.24.6   | System window watchdog (WWDG) . . . . .                                        | 45        |
| 3.24.7   | SysTick timer . . . . .                                                        | 45        |
| 3.25     | Real-time clock (RTC) and backup registers . . . . .                           | 46        |
| 3.26     | Inter-integrated circuit interface (I <sup>2</sup> C) . . . . .                | 47        |
| 3.27     | Universal synchronous/asynchronous receiver transmitter (USART) . . . . .      | 48        |
| 3.28     | Low-power universal asynchronous receiver transmitter (LPUART) . . . . .       | 49        |
| 3.29     | Serial peripheral interface (SPI) . . . . .                                    | 50        |
| 3.30     | Serial audio interfaces (SAI) . . . . .                                        | 50        |
| 3.31     | Single wire protocol master interface (SWPMI) . . . . .                        | 51        |
| 3.32     | Controller area network (CAN) . . . . .                                        | 51        |
| 3.33     | Secure digital input/output and MultiMediaCards Interface (SDMMC) . . . . .    | 52        |
| 3.34     | Universal serial bus on-the-go full-speed (OTG_FS) . . . . .                   | 52        |
| 3.35     | Flexible static memory controller (FSMC) . . . . .                             | 53        |
| 3.36     | Quad SPI memory interface (QUADSPI) . . . . .                                  | 54        |
| 3.37     | Development support . . . . .                                                  | 55        |
| 3.37.1   | Serial wire JTAG debug port (SWJ-DP) . . . . .                                 | 55        |
| 3.37.2   | Embedded Trace Macrocell™ . . . . .                                            | 55        |
| <b>4</b> | <b>Pinouts and pin description . . . . .</b>                                   | <b>56</b> |
| <b>5</b> | <b>Memory mapping . . . . .</b>                                                | <b>88</b> |

Table 2. STM32L476xx family device features and peripheral counts

| Peripheral                                     |                                       | STM32L476<br>Zx          |     | STM32L476<br>Qx     |     | STM32L476<br>Vx     |       |     | STM32L476<br>Mx     |     | STM32L476<br>Jx     |     | STM32L476<br>Rx     |       |     |
|------------------------------------------------|---------------------------------------|--------------------------|-----|---------------------|-----|---------------------|-------|-----|---------------------|-----|---------------------|-----|---------------------|-------|-----|
| Flash memory                                   |                                       | 512KB                    | 1MB | 512KB               | 1MB | 256KB               | 512KB | 1MB | 512KB               | 1MB | 512KB               | 1MB | 256KB               | 512KB | 1MB |
| SRAM                                           |                                       | 128KB                    |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
| External memory controller for static memories |                                       | Yes                      |     | Yes                 |     | Yes <sup>(1)</sup>  |       |     | No                  |     | No                  |     | No                  |       |     |
| Quad SPI                                       |                                       | Yes                      |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
| Timers                                         | Advanced control                      | 2 (16-bit)               |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
|                                                | General purpose                       | 5 (16-bit)<br>2 (32-bit) |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
|                                                | Basic                                 | 2 (16-bit)               |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
|                                                | Low -power                            | 2 (16-bit)               |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
|                                                | SysTick timer                         | 1                        |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
|                                                | Watchdog timers (independent, window) | 2                        |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
| Comm. interfaces                               | SPI                                   | 3                        |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
|                                                | I <sup>2</sup> C                      | 3                        |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
|                                                | USART<br>UART<br>LPUART               | 3<br>2<br>1              |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
|                                                | SAI                                   | 2                        |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
|                                                | CAN                                   | 1                        |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
|                                                | USB OTG FS                            | Yes                      |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
|                                                | SDMMC                                 | Yes                      |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
|                                                | SWPMI                                 | Yes                      |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
| Digital filters for sigma-delta modulators     |                                       | Yes (4 filters)          |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
| Number of channels                             |                                       | 8                        |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
| RTC                                            |                                       | Yes                      |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
| Tamper pins                                    |                                       | 3                        |     |                     |     |                     |       |     | 2                   |     | 2                   |     | 2                   |       |     |
| LCD<br>COM x SEG                               |                                       | Yes<br>8x40 or 4x44      |     | Yes<br>8x40 or 4x44 |     | Yes<br>8x40 or 4x44 |       |     | Yes<br>8x30 or 4x32 |     | Yes<br>8x28 or 4x32 |     | Yes<br>8x28 or 4x32 |       |     |
| Random generator                               |                                       | Yes                      |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
| GPIOs                                          |                                       | 114                      |     | 109                 |     | 82                  |       |     | 65                  |     | 57                  |     | 51                  |       |     |
| Wakeup pins                                    |                                       | 5                        |     | 5                   |     | 5                   |       |     | 4                   |     | 4                   |     | 4                   |       |     |
| Nb of I/Os down to 1.08 V                      |                                       | 14                       |     | 14                  |     | 0                   |       |     | 6                   |     | 6                   |     | 0                   |       |     |
| Capacitive sensing<br>Number of channels       |                                       | 24                       |     | 24                  |     | 21                  |       |     | 12                  |     | 12                  |     | 12                  |       |     |
| 12-bit ADCs<br>Number of channels              |                                       | 3<br>24                  |     | 3<br>19             |     | 3<br>16             |       |     | 3<br>16             |     | 3<br>16             |     | 3<br>16             |       |     |
| 12-bit DAC channels                            |                                       | 2                        |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
| Internal voltage reference<br>buffer           |                                       | Yes                      |     |                     |     |                     |       |     |                     |     |                     |     | No                  |       |     |
| Analog comparator                              |                                       | 2                        |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |
| Operational amplifiers                         |                                       | 2                        |     |                     |     |                     |       |     |                     |     |                     |     |                     |       |     |

Table 5. Functionalities depending on the working mode<sup>(1)</sup> (continued)

| Peripheral                    | Run              | Sleep            | Low-power run | Low-power sleep | Stop 0/1 |                   | Stop 2 |                   | Standby                                     |                                              | Shutdown |                   | VBAT |
|-------------------------------|------------------|------------------|---------------|-----------------|----------|-------------------|--------|-------------------|---------------------------------------------|----------------------------------------------|----------|-------------------|------|
|                               |                  |                  |               |                 | -        | Wakeup capability | -      | Wakeup capability | -                                           | Wakeup capability                            | -        | Wakeup capability |      |
| Random number generator (RNG) | O <sup>(8)</sup> | O <sup>(8)</sup> | -             | -               | -        | -                 | -      | -                 | -                                           | -                                            | -        | -                 | -    |
| CRC calculation unit          | O                | O                | O             | O               | -        | -                 | -      | -                 | -                                           | -                                            | -        | -                 | -    |
| GPIOs                         | O                | O                | O             | O               | O        | O                 | O      | O                 | <sup>(9)</sup><br>5 pins<br><sup>(10)</sup> | <sup>(11)</sup><br>5 pins<br><sup>(10)</sup> | -        | -                 | -    |

1. Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). - = Not available.
2. The Flash can be configured in power-down mode. By default, it is not in power-down mode.
3. The SRAM clock can be gated on or off.
4. SRAM2 content is preserved when the bit RRS is set in PWR\_CR3 register.
5. Some peripherals with wakeup from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put off when the peripheral does not need it anymore.
6. UART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.
7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
8. Voltage scaling Range 1 only.
9. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
10. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.
11. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

### 3.9.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is “analog state” (the I/O schmitt trigger is disable). In addition, the internal reset pull-up is deactivated when the reset source is internal.

### 3.9.6 VBAT operation

The VBAT pin allows to power the device VBAT domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when no external battery and an external supercapacitor are present. The VBAT pin supplies the RTC with LSE and the backup registers. Three anti-tamper detection pins are available in VBAT mode.

VBAT operation is automatically activated when  $V_{DD}$  is not present.

An internal VBAT battery charging circuit is embedded and can be activated when  $V_{DD}$  is present.

**Note:** When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from VBAT operation.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
  - Internal clock sources: LSE, LSI, HSI16 or APB clock
  - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- Programmable digital glitch filter
- Encoder mode (LPTIM1 only)

### 3.24.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

### 3.24.6 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

### 3.24.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

Table 13. SAI implementation

| SAI features <sup>(1)</sup>                            | SAI1       | SAI2       |
|--------------------------------------------------------|------------|------------|
| I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97         | X          | X          |
| Mute mode                                              | X          | X          |
| Stereo/Mono audio frame capability.                    | X          | X          |
| 16 slots                                               | X          | X          |
| Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit | X          | X          |
| FIFO Size                                              | X (8 Word) | X (8 Word) |
| SPDIF                                                  | X          | X          |

1. X: supported

### 3.31 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SWPMI) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSI TS 102 613 technical specification. The main features are:

- full-duplex communication mode
- automatic SWP bus state management (active, suspend, resume)
- configurable bitrate up to 2 Mbit/s
- automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

### 3.32 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

The CAN peripheral supports:

- Supports CAN protocol version 2.0 A, B Active
- Bit rates up to 1 Mbit/s


Figure 5. STM32L476Qx UFBGA132 ballout<sup>(1)</sup>

|     | 1                  | 2    | 3               | 4               | 5                                                                                    | 6    | 7    | 8    | 9    | 10   | 11     | 12     |     |     |     |     |
|-----|--------------------|------|-----------------|-----------------|--------------------------------------------------------------------------------------|------|------|------|------|------|--------|--------|-----|-----|-----|-----|
| A   | PE3                | PE1  | PB8             | BOOT0           | PD7                                                                                  | PD5  | PB4  | PB3  | PA15 | PA14 | PA13   | PA12   |     |     |     |     |
| B   | PE4                | PE2  | PB9             | PB7             | PB6                                                                                  | PD6  | PD4  | PD3  | PD1  | PC12 | PC10   | PA11   |     |     |     |     |
| C   | PC13               | PE5  | PE0             | VDD             | PB5                                                                                  | PG14 | PG13 | PD2  | PD0  | PC11 | VDDUSB | PA10   |     |     |     |     |
| D   | PC14-<br>OSC32_IN  | PE6  | VSS             | PF2             | PF1                                                                                  | PF0  | PG12 | PG10 | PG9  | PA9  | PA8    | PC9    |     |     |     |     |
| E   | PC15-<br>OSC32_OUT | VBAT | VSS             | PF3             | <table><tr><td>VSS</td><td>VSS</td></tr><tr><td>VDD</td><td>VDDIO2</td></tr></table> |      |      |      | VSS  | VSS  | VDD    | VDDIO2 | PG5 | PC8 | PC7 | PC6 |
| VSS | VSS                |      |                 |                 |                                                                                      |      |      |      |      |      |        |        |     |     |     |     |
| VDD | VDDIO2             |      |                 |                 |                                                                                      |      |      |      |      |      |        |        |     |     |     |     |
| F   | PH0-OSC_IN         | VSS  | PF4             | PF5             | PG3                                                                                  | PG4  | VSS  | VSS  |      |      |        |        |     |     |     |     |
| G   | PH1-<br>OSC_OUT    | VDD  | PG11            | PG6             |                                                                                      |      |      |      | PG1  | PG2  | VDD    | VDD    |     |     |     |     |
| H   | PC0                | NRST | VDD             | PG7             |                                                                                      |      |      |      | PG0  | PD15 | PD14   | PD13   |     |     |     |     |
| J   | VSSA/VREF-         | PC1  | PC2             | PA4             | PA7                                                                                  | PG8  | PF12 | PF14 | PF15 | PD12 | PD11   | PD10   |     |     |     |     |
| K   | PG15               | PC3  | PA2             | PA5             | PC4                                                                                  | PF11 | PF13 | PD9  | PD8  | PB15 | PB14   | PB13   |     |     |     |     |
| L   | VREF+              | PA0  | PA3             | PA6             | PC5                                                                                  | PB2  | PE8  | PE10 | PE12 | PB10 | PB11   | PB12   |     |     |     |     |
| M   | VDDA               | PA1  | OPAMP1_<br>VINM | OPAMP2_<br>VINM | PB0                                                                                  | PB1  | PE7  | PE9  | PE11 | PE13 | PE14   | PE15   |     |     |     |     |

MSV35003V7

1. The above figure shows the package top view.

Figure 6. STM32L476Vx LQFP100 pinout<sup>(1)</sup>



1. The above figure shows the package top view.

Table 16. Alternate function AF0 to AF7 (for AF8 to AF15 see [Table 17](#)) (continued)

| Port   |      | AF0    | AF1                                | AF2                              | AF3      | AF4            | AF5       | AF6          | AF7                          |
|--------|------|--------|------------------------------------|----------------------------------|----------|----------------|-----------|--------------|------------------------------|
|        |      | SYS_AF | TIM1/TIM2/<br>TIM5/TIM8/<br>LPTIM1 | TIM1/TIM2/<br>TIM3/TIM4/<br>TIM5 | TIM8     | I2C1/I2C2/I2C3 | SPI1/SPI2 | SPI3/DFSDM   | USART1/<br>USART2/<br>USART3 |
| Port C | PC0  | -      | LPTIM1_IN1                         | -                                | -        | I2C3_SCL       | -         | DFSDM_DATIN4 | -                            |
|        | PC1  | -      | LPTIM1_OUT                         | -                                | -        | I2C3_SDA       | -         | DFSDM_CKIN4  | -                            |
|        | PC2  | -      | LPTIM1_IN2                         | -                                | -        | -              | SPI2_MISO | DFSDM_CKOUT  | -                            |
|        | PC3  | -      | LPTIM1_ETR                         | -                                | -        | -              | SPI2_MOSI | -            | -                            |
|        | PC4  | -      | -                                  | -                                | -        | -              | -         | -            | USART3_TX                    |
|        | PC5  | -      | -                                  | -                                | -        | -              | -         | -            | USART3_RX                    |
|        | PC6  | -      | -                                  | TIM3_CH1                         | TIM8_CH1 | -              | -         | DFSDM_CKIN3  | -                            |
|        | PC7  | -      | -                                  | TIM3_CH2                         | TIM8_CH2 | -              | -         | DFSDM_DATIN3 | -                            |
|        | PC8  | -      | -                                  | TIM3_CH3                         | TIM8_CH3 | -              | -         | -            | -                            |
|        | PC9  | -      | TIM8_BKIN2                         | TIM3_CH4                         | TIM8_CH4 | -              | -         | -            | -                            |
|        | PC10 | -      | -                                  | -                                | -        | -              | -         | SPI3_SCK     | USART3_TX                    |
|        | PC11 | -      | -                                  | -                                | -        | -              | -         | SPI3_MISO    | USART3_RX                    |
|        | PC12 | -      | -                                  | -                                | -        | -              | -         | SPI3_MOSI    | USART3_CK                    |
|        | PC13 | -      | -                                  | -                                | -        | -              | -         | -            | -                            |
|        | PC14 | -      | -                                  | -                                | -        | -              | -         | -            | -                            |
|        | PC15 | -      | -                                  | -                                | -        | -              | -         | -            | -                            |



Table 17. Alternate function AF8 to AF15 (for AF0 to AF7 see [Table 16](#)) (continued)

| Port   |      | AF8                         | AF9        | AF10            | AF11 | AF12                                    | AF13        | AF14                                    | AF15     |
|--------|------|-----------------------------|------------|-----------------|------|-----------------------------------------|-------------|-----------------------------------------|----------|
|        |      | UART4,<br>UART5,<br>LPUART1 | CAN1, TSC  | OTG_FS, QUADSPI | LCD  | SDMMC1, COMP1,<br>COMP2, FMC,<br>SWPMI1 | SAI1, SAI2  | TIM2, TIM15,<br>TIM16, TIM17,<br>LPTIM2 | EVENTOUT |
| Port F | PF0  | -                           | -          | -               | -    | FMC_A0                                  | -           | -                                       | EVENTOUT |
|        | PF1  | -                           | -          | -               | -    | FMC_A1                                  | -           | -                                       | EVENTOUT |
|        | PF2  | -                           | -          | -               | -    | FMC_A2                                  | -           | -                                       | EVENTOUT |
|        | PF3  | -                           | -          | -               | -    | FMC_A3                                  | -           | -                                       | EVENTOUT |
|        | PF4  | -                           | -          | -               | -    | FMC_A4                                  | -           | -                                       | EVENTOUT |
|        | PF5  | -                           | -          | -               | -    | FMC_A5                                  | -           | -                                       | EVENTOUT |
|        | PF6  | -                           | -          | -               | -    | -                                       | SAI1_SD_B   | -                                       | EVENTOUT |
|        | PF7  | -                           | -          | -               | -    | -                                       | SAI1_MCLK_B | -                                       | EVENTOUT |
|        | PF8  | -                           | -          | -               | -    | -                                       | SAI1_SCK_B  | -                                       | EVENTOUT |
|        | PF9  | -                           | -          | -               | -    | -                                       | SAI1_FS_B   | TIM15_CH1                               | EVENTOUT |
|        | PF10 | -                           | -          | -               | -    | -                                       | -           | TIM15_CH2                               | EVENTOUT |
|        | PF11 | -                           | -          | -               | -    | -                                       | -           | -                                       | EVENTOUT |
|        | PF12 | -                           | -          | -               | -    | FMC_A6                                  | -           | -                                       | EVENTOUT |
|        | PF13 | -                           | -          | -               | -    | FMC_A7                                  | -           | -                                       | EVENTOUT |
|        | PF14 | -                           | TSC_G8_IO1 | -               | -    | FMC_A8                                  | -           | -                                       | EVENTOUT |
|        | PF15 | -                           | TSC_G8_IO2 | -               | -    | FMC_A9                                  | -           | -                                       | EVENTOUT |

Table 24. Embedded reset and power control block characteristics

| Symbol                                     | Parameter                                                          | Conditions <sup>(1)</sup>     | Min  | Typ  | Max  | Unit    |
|--------------------------------------------|--------------------------------------------------------------------|-------------------------------|------|------|------|---------|
| $t_{RSTTEMPO}^{(2)}$                       | Reset temporization after BOR0 is detected                         | $V_{DD}$ rising               | -    | 250  | 400  | $\mu s$ |
| $V_{BOR0}^{(2)}$                           | Brown-out reset threshold 0                                        | Rising edge                   | 1.62 | 1.66 | 1.7  | V       |
|                                            |                                                                    | Falling edge                  | 1.6  | 1.64 | 1.69 |         |
| $V_{BOR1}$                                 | Brown-out reset threshold 1                                        | Rising edge                   | 2.06 | 2.1  | 2.14 | V       |
|                                            |                                                                    | Falling edge                  | 1.96 | 2    | 2.04 |         |
| $V_{BOR2}$                                 | Brown-out reset threshold 2                                        | Rising edge                   | 2.26 | 2.31 | 2.35 | V       |
|                                            |                                                                    | Falling edge                  | 2.16 | 2.20 | 2.24 |         |
| $V_{BOR3}$                                 | Brown-out reset threshold 3                                        | Rising edge                   | 2.56 | 2.61 | 2.66 | V       |
|                                            |                                                                    | Falling edge                  | 2.47 | 2.52 | 2.57 |         |
| $V_{BOR4}$                                 | Brown-out reset threshold 4                                        | Rising edge                   | 2.85 | 2.90 | 2.95 | V       |
|                                            |                                                                    | Falling edge                  | 2.76 | 2.81 | 2.86 |         |
| $V_{PVD0}$                                 | Programmable voltage detector threshold 0                          | Rising edge                   | 2.1  | 2.15 | 2.19 | V       |
|                                            |                                                                    | Falling edge                  | 2    | 2.05 | 2.1  |         |
| $V_{PVD1}$                                 | PVD threshold 1                                                    | Rising edge                   | 2.26 | 2.31 | 2.36 | V       |
|                                            |                                                                    | Falling edge                  | 2.15 | 2.20 | 2.25 |         |
| $V_{PVD2}$                                 | PVD threshold 2                                                    | Rising edge                   | 2.41 | 2.46 | 2.51 | V       |
|                                            |                                                                    | Falling edge                  | 2.31 | 2.36 | 2.41 |         |
| $V_{PVD3}$                                 | PVD threshold 3                                                    | Rising edge                   | 2.56 | 2.61 | 2.66 | V       |
|                                            |                                                                    | Falling edge                  | 2.47 | 2.52 | 2.57 |         |
| $V_{PVD4}$                                 | PVD threshold 4                                                    | Rising edge                   | 2.69 | 2.74 | 2.79 | V       |
|                                            |                                                                    | Falling edge                  | 2.59 | 2.64 | 2.69 |         |
| $V_{PVD5}$                                 | PVD threshold 5                                                    | Rising edge                   | 2.85 | 2.91 | 2.96 | V       |
|                                            |                                                                    | Falling edge                  | 2.75 | 2.81 | 2.86 |         |
| $V_{PVD6}$                                 | PVD threshold 6                                                    | Rising edge                   | 2.92 | 2.98 | 3.04 | V       |
|                                            |                                                                    | Falling edge                  | 2.84 | 2.90 | 2.96 |         |
| $V_{hyst\_BORH0}$                          | Hysteresis voltage of BORH0                                        | Hysteresis in continuous mode | -    | 20   | -    | mV      |
|                                            |                                                                    | Hysteresis in other mode      | -    | 30   | -    |         |
| $V_{hyst\_BOR\_PVD}$                       | Hysteresis voltage of BORH (except BORH0) and PVD                  | -                             | -    | 100  | -    | mV      |
| $I_{DD}^{(3)}$<br>(BOR_PVD) <sup>(2)</sup> | BOR <sup>(3)</sup> (except BOR0) and PVD consumption from $V_{DD}$ | -                             | -    | 1.1  | 1.6  | $\mu A$ |
| $V_{PVM1}$                                 | $V_{DDUSB}$ peripheral voltage monitoring                          | -                             | 1.18 | 1.22 | 1.26 | V       |

Table 41. Low-power mode wakeup timings<sup>(1)</sup> (continued)


| Symbol                    | Parameter                                                    | Conditions                                     |                             | Typ  | Max   | Unit |
|---------------------------|--------------------------------------------------------------|------------------------------------------------|-----------------------------|------|-------|------|
| t <sub>WUSTOP1</sub>      | Wake up time from Stop 1 mode to Run mode in Flash           | Range 1                                        | Wakeup clock MSI = 48 MHz   | 6.2  | 10.2  | µs   |
|                           |                                                              |                                                | Wakeup clock HSI16 = 16 MHz | 6.3  | 8.99  |      |
|                           |                                                              | Range 2                                        | Wakeup clock MSI = 24 MHz   | 6.3  | 10.46 |      |
|                           |                                                              |                                                | Wakeup clock HSI16 = 16 MHz | 6.3  | 8.87  |      |
|                           |                                                              |                                                | Wakeup clock MSI = 4 MHz    | 8.0  | 13.23 |      |
|                           | Wake up time from Stop 1 mode to Low-power run mode in SRAM1 | Range 1                                        | Wakeup clock MSI = 48 MHz   | 4.5  | 5.78  |      |
|                           |                                                              |                                                | Wakeup clock HSI16 = 16 MHz | 5.5  | 7.1   |      |
|                           |                                                              | Range 2                                        | Wakeup clock MSI = 24 MHz   | 5.0  | 6.5   |      |
|                           |                                                              |                                                | Wakeup clock HSI16 = 16 MHz | 5.5  | 7.1   |      |
|                           |                                                              |                                                | Wakeup clock MSI = 4 MHz    | 8.2  | 13.5  |      |
|                           | Wake up time from Stop 1 mode to Low-power run mode in Flash | Regulator in low-power mode (LPR=1 in PWR_CR1) | Wakeup clock MSI = 2 MHz    | 12.7 | 20    |      |
|                           | Wake up time from Stop 1 mode to Low-power run mode in SRAM1 |                                                |                             | 10.7 | 21.5  |      |
| t <sub>WUSTOP2</sub>      | Wake up time from Stop 2 mode to Run mode in Flash           | Range 1                                        | Wakeup clock MSI = 48 MHz   | 8.0  | 9.4   | µs   |
|                           |                                                              |                                                | Wakeup clock HSI16 = 16 MHz | 7.3  | 9.3   |      |
|                           |                                                              | Range 2                                        | Wakeup clock MSI = 24 MHz   | 8.2  | 9.9   |      |
|                           |                                                              |                                                | Wakeup clock HSI16 = 16 MHz | 7.3  | 9.3   |      |
|                           |                                                              |                                                | Wakeup clock MSI = 4 MHz    | 10.6 | 15.8  |      |
|                           | Wake up time from Stop 2 mode to Run mode in SRAM1           | Range 1                                        | Wakeup clock MSI = 48 MHz   | 5.1  | 6.7   |      |
|                           |                                                              |                                                | Wakeup clock HSI16 = 16 MHz | 5.7  | 8     |      |
|                           |                                                              | Range 2                                        | Wakeup clock MSI = 24 MHz   | 5.5  | 6.65  |      |
|                           |                                                              |                                                | Wakeup clock HSI16 = 16 MHz | 5.7  | 7.53  |      |
|                           |                                                              |                                                | Wakeup clock MSI = 4 MHz    | 8.2  | 16.6  |      |
| t <sub>WUSTBY</sub>       | Wakeup time from Standby mode to Run mode                    | Range 1                                        | Wakeup clock MSI = 8 MHz    | 14.3 | 20.8  | µs   |
|                           |                                                              |                                                | Wakeup clock MSI = 4 MHz    | 20.1 | 35.5  |      |
| t <sub>WUSTBY SRAM2</sub> | Wakeup time from Standby with SRAM2 to Run mode              | Range 1                                        | Wakeup clock MSI = 8 MHz    | 14.3 | 24.3  | µs   |
|                           |                                                              |                                                | Wakeup clock MSI = 4 MHz    | 20.1 | 38.5  |      |
| t <sub>WUSHDN</sub>       | Wakeup time from Shutdown mode to Run mode                   | Range 1                                        | Wakeup clock MSI = 4 MHz    | 256  | 330.6 | µs   |

1. Guaranteed by characterization results.

Table 48. MSI oscillator characteristics<sup>(1)</sup> (continued)

| Symbol              | Parameter                        | Conditions       |          | Min | Typ | Max  | Unit |
|---------------------|----------------------------------|------------------|----------|-----|-----|------|------|
| $I_{DD}(MSI)^{(6)}$ | MSI oscillator power consumption | MSI and PLL mode | Range 0  | -   | -   | 0.6  | 1    |
|                     |                                  |                  | Range 1  | -   | -   | 0.8  | 1.2  |
|                     |                                  |                  | Range 2  | -   | -   | 1.2  | 1.7  |
|                     |                                  |                  | Range 3  | -   | -   | 1.9  | 2.5  |
|                     |                                  |                  | Range 4  | -   | -   | 4.7  | 6    |
|                     |                                  |                  | Range 5  | -   | -   | 6.5  | 9    |
|                     |                                  |                  | Range 6  | -   | -   | 11   | 15   |
|                     |                                  |                  | Range 7  | -   | -   | 18.5 | 25   |
|                     |                                  |                  | Range 8  | -   | -   | 62   | 80   |
|                     |                                  |                  | Range 9  | -   | -   | 85   | 110  |
|                     |                                  |                  | Range 10 | -   | -   | 110  | 130  |
|                     |                                  |                  | Range 11 | -   | -   | 155  | 190  |

1. Guaranteed by characterization results.
2. This is a deviation for an individual part once the initial frequency has been measured.
3. Sampling mode means Low-power run/Low-power sleep modes with Temperature sensor disable.
4. Average period of MSI @48 MHz is compared to a real 48 MHz clock over 28 cycles. It includes frequency tolerance + jitter of MSI @48 MHz clock.
5. Only accumulated jitter of MSI @48 MHz is extracted over 28 cycles.  
For next transition: min. and max. jitter of 2 consecutive frame of 28 cycles of the MSI @48 MHz, for 1000 captures over 28 cycles.  
For paired transitions: min. and max. jitter of 2 consecutive frame of 56 cycles of the MSI @48 MHz, for 1000 captures over 56 cycles.
6. Guaranteed by design.

Figure 23. I/O AC characteristics definition<sup>(1)</sup>

1. Refer to [Table 60: I/O AC characteristics](#).

### 6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$ .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 22: General operating conditions](#).

Table 61. NRST pin characteristics<sup>(1)</sup>

| Symbol          | Parameter                                       | Conditions                                      | Min                    | Typ | Max                    | Unit       |
|-----------------|-------------------------------------------------|-------------------------------------------------|------------------------|-----|------------------------|------------|
| $V_{IL(NRST)}$  | NRST input low level voltage                    | -                                               | -                      | -   | $0.3 \times V_{DDIOx}$ | V          |
| $V_{IH(NRST)}$  | NRST input high level voltage                   | -                                               | $0.7 \times V_{DDIOx}$ | -   | -                      |            |
| $V_{hys(NRST)}$ | NRST Schmitt trigger voltage hysteresis         | -                                               | -                      | 200 | -                      | mV         |
| $R_{PU}$        | Weak pull-up equivalent resistor <sup>(2)</sup> | $V_{IN} = V_{SS}$                               | 25                     | 40  | 55                     | k $\Omega$ |
| $V_{F(NRST)}$   | NRST input filtered pulse                       | -                                               | -                      | -   | 70                     | ns         |
| $V_{NF(NRST)}$  | NRST input not filtered pulse                   | $1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ | 350                    | -   | -                      | ns         |

1. Guaranteed by design.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

Table 73. OPAMP characteristics<sup>(1)</sup> (continued)

| Symbol                        | Parameter                                                   | Conditions     |                                     | Min | Typ    | Max | Unit   |
|-------------------------------|-------------------------------------------------------------|----------------|-------------------------------------|-----|--------|-----|--------|
| $R_{\text{network}}$          | R2/R1 internal resistance values in PGA mode <sup>(5)</sup> | PGA Gain = 2   |                                     | -   | 80/80  | -   | kΩ/kΩ  |
|                               |                                                             | PGA Gain = 4   |                                     | -   | 120/40 | -   |        |
|                               |                                                             | PGA Gain = 8   |                                     | -   | 140/20 | -   |        |
|                               |                                                             | PGA Gain = 16  |                                     | -   | 150/10 | -   |        |
| Delta R                       | Resistance variation (R1 or R2)                             | -              |                                     | -15 | -      | 15  | %      |
| PGA gain error                | PGA gain error                                              | -              |                                     | -1  | -      | 1   | %      |
| PGA BW                        | PGA bandwidth for different non inverting gain              | Gain = 2       | -                                   | -   | GBW/2  | -   | MHz    |
|                               |                                                             | Gain = 4       | -                                   | -   | GBW/4  | -   |        |
|                               |                                                             | Gain = 8       | -                                   | -   | GBW/8  | -   |        |
|                               |                                                             | Gain = 16      | -                                   | -   | GBW/16 | -   |        |
| $e_n$                         | Voltage noise density                                       | Normal mode    | at 1 kHz, Output loaded with 4 kΩ   | -   | 500    | -   | nV/√Hz |
|                               |                                                             | Low-power mode | at 1 kHz, Output loaded with 20 kΩ  | -   | 600    | -   |        |
|                               |                                                             | Normal mode    | at 10 kHz, Output loaded with 4 kΩ  | -   | 180    | -   |        |
|                               |                                                             | Low-power mode | at 10 kHz, Output loaded with 20 kΩ | -   | 290    | -   |        |
| $I_{\text{DDA(OPAMP)}}^{(3)}$ | OPAMP consumption from $V_{\text{DDA}}$                     | Normal mode    | no Load, quiescent mode             | -   | 120    | 260 | μA     |
|                               |                                                             | Low-power mode |                                     | -   | 45     | 100 |        |

1. Guaranteed by design, unless otherwise specified.
2. The temperature range is limited to 0 °C-125 °C when  $V_{\text{DDA}}$  is below 2 V
3. Guaranteed by characterization results.
4. Mostly I/O leakage, when used in analog mode. Refer to  $I_{\text{Ikg}}$  parameter in [Table 58: I/O static characteristics](#).
5. R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =  $1+R2/R1$

**Table 93. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings<sup>(1)(2)</sup>**

| Symbol              | Parameter                                 | Min             | Max             | Unit |
|---------------------|-------------------------------------------|-----------------|-----------------|------|
| $t_{w(NE)}$         | FMC_NE low time                           | $8T_{HCLK}+0.5$ | $8T_{HCLK}+0.5$ | ns   |
| $t_{w(NWE)}$        | FMC_NWE low time                          | $6T_{HCLK}-0.5$ | $6T_{HCLK}+0.5$ |      |
| $t_{su(NWAIT\_NE)}$ | FMC_NWAIT valid before FMC_NEx high       | $6T_{HCLK}+2$   | -               |      |
| $t_{h(NE\_NWAIT)}$  | FMC_NEx hold time after FMC_NWAIT invalid | $4T_{HCLK}+2$   | -               |      |

1. CL = 30 pF.

2. Guaranteed by characterization results.


**Figure 39. Asynchronous multiplexed PSRAM/NOR read waveforms**

Figure 42. Synchronous multiplexed PSRAM write timings






Table 99. Synchronous multiplexed PSRAM write timings<sup>(1)(2)</sup>


| Symbol               | Parameter                                     | Min            | Max | Unit |
|----------------------|-----------------------------------------------|----------------|-----|------|
| $t_{w(CLK)}$         | FMC_CLK period                                | $2T_{HCLK}-1$  | -   | ns   |
| $t_{d(CLKL-NExL)}$   | FMC_CLK low to FMC_NEx low ( $x=0..2$ )       | -              | 2   |      |
| $t_{d(CLKH-NExH)}$   | FMC_CLK high to FMC_NEx high ( $x=0..2$ )     | $T_{HCLK}+0.5$ | -   |      |
| $t_{d(CLKL-NADV_L)}$ | FMC_CLK low to FMC_NADV low                   | -              | 2.5 |      |
| $t_{d(CLKL-NADV_H)}$ | FMC_CLK low to FMC_NADV high                  | 1              | -   |      |
| $t_{d(CLKL-AV)}$     | FMC_CLK low to FMC_Ax valid ( $x=16..25$ )    | -              | 3.5 |      |
| $t_{d(CLKH-AIV)}$    | FMC_CLK high to FMC_Ax invalid ( $x=16..25$ ) | $T_{HCLK}$     | -   |      |
| $t_{d(CLKL-NWEL)}$   | FMC_CLK low to FMC_NWE low                    | -              | 2   |      |
| $t_{d(CLKH-NWEH)}$   | FMC_CLK high to FMC_NWE high                  | $T_{HCLK}+1$   | -   |      |
| $t_{d(CLKL-ADV)}$    | FMC_CLK low to FMC_AD[15:0] valid             | -              | 4   |      |
| $t_{d(CLKL-ADIV)}$   | FMC_CLK low to FMC_AD[15:0] invalid           | 0              | -   |      |
| $t_{d(CLKL-DATA)}$   | FMC_A/D[15:0] valid data after FMC_CLK low    | -              | 5.5 |      |
| $t_{d(CLKL-NBLL)}$   | FMC_CLK low to FMC_NBL low                    | -              | 2.5 |      |
| $t_{d(CLKH-NBLH)}$   | FMC_CLK high to FMC_NBL high                  | $T_{HCLK}+1$   | -   |      |
| $t_{su(NWAIT-CLKH)}$ | FMC_NWAIT valid before FMC_CLK high           | 0              | -   |      |
| $t_h(CLKH-NWAIT)$    | FMC_NWAIT valid after FMC_CLK high            | 4              | -   |      |


1. CL = 30 pF.

2. Guaranteed by characterization results.

1. CL = 30 pF.
2. Guaranteed by characterization results.

**Figure 44. Synchronous non-multiplexed PSRAM write timings**



**Figure 48. NAND controller waveforms for common memory write access****Table 102. Switching characteristics for NAND Flash read cycles<sup>(1)(2)</sup>**

| Symbol           | Parameter                                  | Min           | Max           | Unit |
|------------------|--------------------------------------------|---------------|---------------|------|
| $T_{w(NOE)}$     | FMC_NOE low width                          | $4T_{HCLK}-1$ | $4T_{HCLK}+1$ | ns   |
| $T_{su(D-NOE)}$  | FMC_D[15-0] valid data before FMC_NOE high | 16            | -             |      |
| $T_{h(NOE-D)}$   | FMC_D[15-0] valid data after FMC_NOE high  | 6             | -             |      |
| $T_{d(NCE-NOE)}$ | FMC_NCE valid before FMC_NOE low           | -             | $3T_{HCLK}+1$ |      |
| $T_{h(NOE-ALE)}$ | FMC_NOE high to FMC_ALE invalid            | $2T_{HCLK}-2$ | -             |      |

1. CL = 30 pF.

2. Guaranteed by characterization results.

**Table 103. Switching characteristics for NAND Flash write cycles<sup>(1)(2)</sup>**

| Symbol           | Parameter                             | Min           | Max           | Unit |
|------------------|---------------------------------------|---------------|---------------|------|
| $T_{w(NWE)}$     | FMC_NWE low width                     | $4T_{HCLK}-1$ | $4T_{HCLK}+1$ | ns   |
| $T_{v(NWE-D)}$   | FMC_NWE low to FMC_D[15-0] valid      | -             | 2.5           |      |
| $T_{h(NWE-D)}$   | FMC_NWE high to FMC_D[15-0] invalid   | $3T_{HCLK}-4$ | -             |      |
| $T_{d(D-NWE)}$   | FMC_D[15-0] valid before FMC_NWE high | $5T_{HCLK}-3$ | -             |      |
| $T_{d(NCE-NWE)}$ | FMC_NCE valid before FMC_NWE low      | -             | $3T_{HCLK}+1$ |      |
| $T_{h(NWE-ALE)}$ | FMC_NWE high to FMC_ALE invalid       | $2T_{HCLK}-2$ | -             |      |

1. CL = 30 pF.

2. Guaranteed by characterization results.


Table 111. WLCSP72 recommended PCB design rules (0.4 mm pitch BGA)

| Dimension         | Recommended values                                                |
|-------------------|-------------------------------------------------------------------|
| Pitch             | 0.4 mm                                                            |
| Dpad              | 0.225 mm                                                          |
| Dsm               | 0.290 mm typ. (depends on the solder mask registration tolerance) |
| Stencil opening   | 0.250 mm                                                          |
| Stencil thickness | 0.100 mm                                                          |

Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Figure 63. WLCSP72 marking (package top view)



1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

Table 115. Document revision history (continued)

| Date        | Revision | Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 03-Dec-2015 | 4        | <p>In all the document:</p> <ul style="list-style-type: none"> <li>– Stop 1 with main regulator becomes Stop 0</li> <li>– Stop 1 with low-power regulator remains as Stop 1.</li> </ul> <p>In <a href="#">Section 4: Pinouts and pin description</a>:</p> <ul style="list-style-type: none"> <li>– PC14/OSC32_IN becomes PC14-OSC32_IN (PC14)</li> <li>– PC15/OSC32_OUT becomes PC15-OSC32_OUT (PC15)</li> <li>– PH0/OSC_IN becomes PH0-OSC_IN (PH0)</li> <li>– PH1/OSC_OUT becomes PH1-OSC_OUT (PH1)</li> <li>– PA13 becomes PA13 (JTMS-SWDIO)</li> <li>– PA14 becomes PA14 (JTCK-SWCLK)</li> <li>– PA15 becomes PA15 (JTDI)</li> <li>– PB3 becomes PB3 (JTDO-TRACESWO)</li> <li>– PB4 becomes PB4 (NJTRST).</li> </ul> <p>Added <a href="#">Table 12: STM32L4x6 USART/UART/LPUART features</a>.</p> <p>Added <a href="#">Note 5</a>.</p> <p>Updated <a href="#">Table 25: Embedded internal voltage reference</a>.</p> <p>Updated <a href="#">Table 34: Current consumption in Stop 2 mode</a>.</p> <p>Updated <a href="#">Table 35: Current consumption in Stop 1 mode</a>.</p> <p>Updated <a href="#">Table 36: Current consumption in Stop 0 mode</a>.</p> <p>Updated <a href="#">Table 37: Current consumption in Standby mode</a>.</p> <p>Updated <a href="#">Table 38: Current consumption in Shutdown mode</a>.</p> <p>Updated <a href="#">Table 41: Low-power mode wakeup timings</a>.</p> <p>Added <a href="#">Figure 15: VREFINT versus temperature</a>.</p> <p>Updated <a href="#">Figure 20: HSI16 frequency versus temperature</a>.</p> <p>Updated <a href="#">Table 58: I/O static characteristics</a>.</p> <p>Updated <a href="#">Table 69: DAC characteristics</a>.</p> <p>Updated <a href="#">Figure 52: UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package outline</a>.</p> <p>Updated <a href="#">Table 105: UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package mechanical data</a>.</p> |