



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, SWPMI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, LCD, PWM, WDT
Number of I/O	114
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l476zgt6tr

STM32L476xx Contents

9	Revi	sion his	tory	230
8	Part	number	ring	229
		7.7.2	Selecting the product temperature range	226
		7.7.1	Reference document	226
	7.7	Therma	al characteristics	226
	7.6	LQFP6	4 package information	223
	7.5	WLCSI	P72 package information	220
	7.4	WLCSI	P81 package information	218
	7.3	LQFP1	00 package information	215
	7.2	UFBGA	A132 package information	212
	7.1	LQFP1	44 package information	208
7	Pack	age info	ormation	208
		6.3.28	FSMC characteristics	191
		6.3.27	Communication interfaces characteristics	179
		6.3.26	Timer characteristics	177



STM32L476xx List of figures

# List of figures

Figure 1.	STM32L476xx block diagram	15
Figure 2.	Power supply overview	
Figure 3.	Clock tree	34
Figure 4.	STM32L476Zx LQFP144 pinout <sup>(1)</sup>	56
Figure 5.	STM32L476Qx UFBGA132 ballout <sup>(1)</sup>	
Figure 6.	STM32L476Vx LQFP100 pinout <sup>(1)</sup>	57
Figure 7.	STM32L476Mx WLCSP81 ballout <sup>(1)</sup>	
Figure 8.	STM32L476Jx WLCSP72 ballout <sup>(1)</sup>	58
Figure 9.	STM32L476Rx LQFP64 pinout <sup>(1)</sup>	59
Figure 10.	STM32L476 memory map	88
Figure 11.	Pin loading conditions	93
Figure 12.	Pin input voltage	93
Figure 13.	Power supply scheme	94
Figure 14.	Current consumption measurement scheme	95
Figure 15.	VREFINT versus temperature	. 102
Figure 16.	High-speed external clock source AC timing diagram	. 126
Figure 17.	Low-speed external clock source AC timing diagram	
Figure 18.	Typical application with an 8 MHz crystal	. 129
Figure 19.	Typical application with a 32.768 kHz crystal	. 130
Figure 20.	HSI16 frequency versus temperature	. 132
Figure 21.	Typical current consumption versus MSI frequency	. 136
Figure 22.	I/O input characteristics	. 144
Figure 23.	I/O AC characteristics definition <sup>(1)</sup>	. 148
Figure 24.	Recommended NRST pin protection	. 149
Figure 25.	ADC accuracy characteristics	. 162
Figure 26.	Typical connection diagram using the ADC	. 162
Figure 27.	12-bit buffered / non-buffered DAC	
Figure 28.	SPI timing diagram - slave mode and CPHA = 0	. 181
Figure 29.	SPI timing diagram - slave mode and CPHA = 1	. 182
Figure 30.	SPI timing diagram - master mode	. 182
Figure 31.	Quad SPI timing diagram - SDR mode	. 184
Figure 32.	Quad SPI timing diagram - DDR mode	
Figure 33.	SAI master timing waveforms	. 186
Figure 34.	SAI slave timing waveforms	
Figure 35.	SDIO high-speed mode	. 188
Figure 36.	SD default mode	. 189
Figure 37.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	. 192
Figure 38.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	. 194
Figure 39.	Asynchronous multiplexed PSRAM/NOR read waveforms	. 195
Figure 40.	Asynchronous multiplexed PSRAM/NOR write waveforms	. 197
Figure 41.	Synchronous multiplexed NOR/PSRAM read timings	. 199
Figure 42.	Synchronous multiplexed PSRAM write timings	. 201
Figure 43.	Synchronous non-multiplexed NOR/PSRAM read timings	. 203
Figure 44.	Synchronous non-multiplexed PSRAM write timings	. 204
Figure 45.	NAND controller waveforms for read access	. 206
Figure 46.	NAND controller waveforms for write access	. 206
Figure 47.	NAND controller waveforms for common memory read access	. 206
Figure 48.	NAND controller waveforms for common memory write access	. 207



STM32L476xx Functional overview

By default, the microcontroller is in Run mode after a system or a power Reset. It is up to the user to select one of the low-power modes described below:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Low-power run mode

This mode is achieved with VCORE supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.

#### • Low-power sleep mode

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the low-power run mode.

### • Stop 0, Stop 1 and Stop 2 modes

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the VCORE domain are stopped, the PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are disabled. The LSE or LSI is still running.

The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode to detect their wakeup condition.

Three Stop modes are available: Stop 0, Stop 1 and Stop 2 modes. In Stop 2 mode, most of the VCORE domain is put in a lower leakage mode.

Stop 1 offers the largest number of active peripherals and wakeup sources, a smaller wakeup time but a higher consumption than Stop 2. In Stop 0 mode, the main regulator remains ON, allowing a very fast wakeup time but with much higher consumption.

The system clock when exiting from Stop 0, Stop1 or Stop2 modes can be either MSI up to 48 MHz or HSI16, depending on software configuration.

### • Standby mode

The Standby mode is used to achieve the lowest power consumption with BOR. The internal regulator is switched off so that the VCORE domain is powered off. The PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are also switched off.

The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

The brown-out reset (BOR) always remains active in Standby mode.

The state of each I/O during standby mode can be selected by software: I/O with internal pull-up, internal pull-down or floating.

After entering Standby mode, SRAM1 and register contents are lost except for registers in the Backup domain and Standby circuitry. Optionally, SRAM2 can be retained in

STM32L476xx Functional overview

SAI features <sup>(1)</sup>	SAI1	SAI2
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	X	Х
Mute mode	Х	Х
Stereo/Mono audio frame capability.	Х	Х
16 slots	Х	Х
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	Х	Х
FIFO Size	X (8 Word)	X (8 Word)
SPDIF	Х	Х

Table 13. SAI implementation

# 3.31 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SWPMI) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSI TS 102 613 technical specification. The main features are:

- full-duplex communication mode
- automatic SWP bus state management (active, suspend, resume)
- configurable bitrate up to 2 Mbit/s
- automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

# 3.32 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

The CAN peripheral supports:

- Supports CAN protocol version 2.0 A, B Active
- Bit rates up to 1 Mbit/s

<sup>1.</sup> X: supported

STM32L476xx Functional overview

The major features are:

- Combined Rx and Tx FIFO size of 1.25 KB with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 1 bidirectional control endpoint + 5 IN endpoints + 5 OUT endpoints
- 8 host channels with periodic OUT support
- HNP/SNP/IP inside (no need for any external resistor)
- Software configurable to OTG 1.3 and OTG 2.0 modes of operation
- OTG 2.0 Supports ADP (Attach detection Protocol)
- USB 2.0 LPM (Link Power Management) support
- Battery Charging Specification Revision 1.2 support
- Internal FS OTG PHY support

For OTG/Host modes, a power switch is needed in case bus-powered devices are connected.

## 3.35 Flexible static memory controller (FSMC)

The Flexible static memory controller (FSMC) includes two memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller

This memory controller is also named Flexible memory controller (FMC).

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
  - Static random access memory (SRAM)
  - NOR Flash memory/OneNAND Flash memory
  - PSRAM (4 memory banks)
  - NAND Flash memory with ECC hardware to check up to 8 Kbyte of data
- 8-,16- bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- The Maximum FMC\_CLK frequency for synchronous accesses is HCLK/2.

#### LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

Table 15. STM32L476xxSTM32L476xx pin definitions (continued)

		Pin N	Numb	er				_		Pin functions		
LQFP64	WLCSP72	WLCSP81	LQFP100	UFBGA132	LQFP144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
-	-	1	-	M4	-	OPAMP2_VINM	I	TT	-	-	-	
23	H4	H4	32	J5	43	PA7	I/O	FT_la	1	TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, QUADSPI_BK1_IO2, LCD_SEG4, TIM17_CH1, EVENTOUT	OPAMP2_ VINM, ADC12_ IN12	
24	J7	J7	33	K5	44	PC4	I/O	FT_la	-	USART3_TX, LCD_SEG22, EVENTOUT	COMP1_ INM, ADC12_ IN13	
25	J6	J6	34	L5	45	PC5	I/O	FT_la	1	USART3_RX, LCD_SEG23, EVENTOUT	COMP1_ INP, ADC12_ IN14, WKUP5	
26	J5	J5	35	M5	46	PB0	I/O	TT_la	-	TIM1_CH2N, TIM3_CH3, TIM8_CH2N, USART3_CK, QUADSPI_BK1_IO1, LCD_SEG5, COMP1_OUT, EVENTOUT	OPAMP2_ VOUT, ADC12_ IN15	
27	J4	J4	36	M6	47	PB1	I/O	FT_la	-	TIM1_CH3N, TIM3_CH4, TIM8_CH3N, DFSDM_DATIN0, USART3_RTS_DE, QUADSPI_BK1_IO0, LCD_SEG6, LPTIM2_IN1, EVENTOUT	COMP1_ INM, ADC12_ IN16	
28	J3	J3	37	L6	48	PB2	I/O	FT_a	-	RTC_OUT, LPTIM1_OUT, I2C3_SMBA, DFSDM_CKIN0, EVENTOUT	COMP1_ INP	
-	_	-	_	K6	49	PF11	I/O	FT	-	EVENTOUT	-	
-	_	-	-	J7	50	PF12	I/O	FT	-	FMC_A6, EVENTOUT	-	
-	-	-	-	-	51	VSS	S	-	-	-	-	
-	-	-	-	-	52	VDD	S	-	-	-	-	
-	-	-	-	K7	53	PF13	I/O	FT	-	DFSDM_DATIN6, FMC_A7, EVENTOUT	-	
-	-	-	-	J8	54	PF14	I/O	FT	-	DFSDM_CKIN6, TSC_G8_IO1, FMC_A8, EVENTOUT	-	



Table 15. STM32L476xxSTM32L476xx pin definitions (continued)

		Pin N	Numb	er				-		Pin functions		
LQFP64	WLCSP72	WLCSP81	LQFP100	UFBGA132	LQFP144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
34	H2	H2	52	K12	74	PB13	I/O	FT_fl	-	TIM1_CH1N, I2C2_SCL, SPI2_SCK, DFSDM_CKIN1, USART3_CTS, LPUART1_CTS, TSC_G1_IO2, LCD_SEG13, SWPMI1_TX, SAI2_SCK_A, TIM15_CH1N, EVENTOUT	-	
35	G2	G2	53	K11	75	PB14	I/O	FT_fl	-	TIM1_CH2N, TIM8_CH2N, I2C2_SDA, SPI2_MISO, DFSDM_DATIN2, USART3_RTS_DE, TSC_G1_IO3, LCD_SEG14, SWPMI1_RX, SAI2_MCLK_A, TIM15_CH1, EVENTOUT	-	
36	G1	G1	54	K10	76	PB15	I/O	FT_I	-	RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI, DFSDM_CKIN2, TSC_G1_IO4, LCD_SEG15, SWPMI1_SUSPEND, SAI2_SD_A, TIM15_CH2, EVENTOUT	-	
-	-	F5	55	K9	77	PD8	I/O	FT_I	-	USART3_TX, LCD_SEG28, FMC_D13, EVENTOUT	-	
-	-	F4	56	K8	78	PD9	I/O	FT_I	-	USART3_RX, LCD_SEG29, FMC_D14, SAI2_MCLK_A, EVENTOUT	-	
-	-	-	57	J12	79	PD10	I/O	FT_I	-	USART3_CK, TSC_G6_IO1, LCD_SEG30, FMC_D15, SAI2_SCK_A, EVENTOUT	-	
-	-	1	58	J11	80	PD11	I/O	FT_I	-	USART3_CTS, TSC_G6_IO2, LCD_SEG31, FMC_A16, SAI2_SD_A, LPTIM2_ETR, EVENTOUT	-	



Table 16. Alternate function AF0 to AF7 (for AF8 to AF15 see *Table 17*) (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Po	ort	SYS_AF	TIM1/TIM2/ TIM5/TIM8/ LPTIM1	TIM1/TIM2/ TIM3/TIM4/ TIM5	TIM8	12C1/I2C2/I2C3	SPI1/SPI2	SPI3/DFSDM	USART1/ USART2/ USART3
	PE0	-	-	TIM4_ETR	-	-	-	-	-
	PE1	-	-	-	-	-	-	-	-
	PE2	TRACECK	-	TIM3_ETR	-	-	-	-	-
	PE3	TRACED0	-	TIM3_CH1	-	-	-	-	-
	PE4	TRACED1	-	TIM3_CH2	-	-	-	DFSDM_DATIN3	-
	PE5	TRACED2	-	TIM3_CH3	-	-	-	DFSDM_CKIN3	-
	PE6	TRACED3	-	TIM3_CH4	-	-	-	-	-
	PE7	-	TIM1_ETR	-	-	-	-	DFSDM_DATIN2	-
Port E	PE8	-	TIM1_CH1N	-	-	-	-	DFSDM_CKIN2	-
	PE9	-	TIM1_CH1	-	-	-	-	DFSDM_CKOUT	-
	PE10	-	TIM1_CH2N	-	-	-	-	DFSDM_DATIN4	-
	PE11	-	TIM1_CH2	-	-	-	-	DFSDM_CKIN4	-
	PE12	-	TIM1_CH3N	-	-	-	SPI1_NSS	DFSDM_DATIN5	-
	PE13	-	TIM1_CH3	-	-	-	SPI1_SCK	DFSDM_CKIN5	-
	PE14	-	TIM1_CH4	TIM1_BKIN2	TIM1_BKIN2_ COMP2	-	SPI1_MISO	-	-
	PE15	-	TIM1_BKIN	-	TIM1_BKIN_ COMP1	-	SPI1_MOSI	-	-

DocID025976 Rev 4

### 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = V_{DDA} = 3$  V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

# 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 11.

### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 12.



### 6.1.6 Power supply scheme




Figure 13. Power supply scheme

Caution:

Each power supply pair  $(V_{DD}/V_{SS}, V_{DDA}/V_{SSA})$  etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.




Figure 21. Typical current consumption versus MSI frequency

Low-speed internal (LSI) RC oscillator

**Symbol Conditions** Unit **Parameter** Min Тур Max  $V_{DD}$  = 3.0 V,  $T_A$  = 30 °C 31.04 32.96 LSI Frequency kHz  $f_{LSI}$  $V_{DD}$  = 1.62 to 3.6 V, TA = -40 to 125 °C 29.5 34 LSI oscillator start $t_{SU}(LSI)^{(2)} \\$ 80 130 μs up time LSI oscillator  $t_{STAB}(LSI)^{(2)} \\$ 5% of final frequency 125 180 μs stabilisation time LSI oscillator power

Table 49. LSI oscillator characteristics<sup>(1)</sup>

consomption

 $I_{DD}(LSI)^{(2)}$ 

### 6.3.9 PLL characteristics

The parameters given in *Table 50* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 22: General operating conditions*.

136/232 DocID025976 Rev 4



110

180

nΑ

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Guaranteed by design.

# 6.3.17 Analog-to-Digital converter characteristics

Unless otherwise specified, the parameters given in *Table 63* are preliminary values derived from tests performed under ambient temperature,  $f_{PCLK}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 22: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 63. ADC characteristics<sup>(1) (2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
$V_{DDA}$	Analog supply voltage	-	1.62	-	3.6	V	
V	Positive reference voltage	V <sub>DDA</sub> ≥ 2 V	2	-	$V_{DDA}$	V	
V <sub>REF+</sub>	Positive reference voltage	V <sub>DDA</sub> < 2 V		$V_{DDA}$		V	
V <sub>REF-</sub>	Negative reference voltage	-		$V_{SSA}$		٧	
f	ADC clock frequency	Range 1	-	-	80	- MHz	
f <sub>ADC</sub>	ADC clock frequency	Range 2	-	-	26	IVITZ	
		Resolution = 12 bits	-	-	5.33		
	Sampling rate for FAST	Resolution = 10 bits	-	-	6.15		
	channels	Resolution = 8 bits	-	-	7.27		
		Resolution = 6 bits	-	-	8.88	Mono	
f <sub>s</sub>		Resolution = 12 bits	-	-	4.21	- Msps	
	Sampling rate for SLOW channels	Resolution = 10 bits	-	-	4.71	1	
		Resolution = 8 bits	-	-	5.33		
		Resolution = 6 bits	-	-	6.15		
f <sub>TRIG</sub>	External trigger frequency	f <sub>ADC</sub> = 80 MHz Resolution = 12 bits	-	-	5.33	MHz	
		Resolution = 12 bits	-	-	15	1/f <sub>ADC</sub>	
V <sub>AIN</sub> <sup>(3)</sup>	Conversion voltage range(2)	-	0	-	V <sub>REF+</sub>	V	
R <sub>AIN</sub>	External input impedance	-	-	-	50	kΩ	
C <sub>ADC</sub>	Internal sample and hold capacitor	-	-	5	-	pF	
t <sub>STAB</sub>	Power-up time	-		1		conversion cycle	
4	Calibration time	f <sub>ADC</sub> = 80 MHz		1.45		μs	
t <sub>CAL</sub>	Canbration time	-		116		1/f <sub>ADC</sub>	
	Trigger conversion	CKMODE = 00	1.5	2	2.5		
•	latency Regular and	CKMODE = 01	-	-	2.0	1 /f	
t <sub>LATR</sub>	injected channels without conversion abort	CKMODE = 10	-	-	2.25	1/f <sub>ADC</sub>	
	Conversion about	CKMODE = 11	-	-	2.125	1	



Table 63. ADC characteristics<sup>(1)</sup> (continued)

	1	1	(0011611141	/	1	
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Trigger conversion	CKMODE = 00	2.5	3	3.5	
	Trigger conversion latency Injected channels	CKMODE = 01	-	-	3.0	1 /F
<sup>t</sup> LATRINJ	aborting a regular conversion	CKMODE = 10	-	-	3.25	1/f <sub>ADC</sub>
	Conversion	CKMODE = 11	-	-	3.125	
	Compling time	f <sub>ADC</sub> = 80 MHz	0.03125	-	8.00625	μs
t <sub>s</sub>	Sampling time	-	2.5	-	640.5	1/f <sub>ADC</sub>
t <sub>ADCVREG_STUP</sub>	ADC voltage regulator start-up time	-	-	-	20	μs
	Total conversion time	f <sub>ADC</sub> = 80 MHz Resolution = 12 bits	0.1875	-	8.1625	μs
t <sub>CONV</sub>	(including sampling time)	Resolution = 12 bits	success	12.5 cycle sive approx = 15 to 653	kimation	1/f <sub>ADC</sub>
		fs = 5 Msps	-	730	830	
I <sub>DDA</sub> (ADC)	ADC consumption from the V <sub>DDA</sub> supply	fs = 1 Msps	-	160	220	μA
	and vood eabbiy	fs = 10 ksps	-	16	50	
	ADC consumption from	fs = 5 Msps	-	130	160	
I <sub>DDV_S</sub> (ADC)	the V <sub>REF+</sub> single ended	fs = 1 Msps	-	30	40	μΑ
	mode	fs = 10 ksps	-	0.6	2	
	ADC consumption from	fs = 5 Msps	-	260	310	
I <sub>DDV_D</sub> (ADC)	the V <sub>REF+</sub> differential	fs = 1 Msps	-	60	70	μΑ
_	mode	fs = 10 ksps	-	1.3	3	

<sup>1.</sup> Guaranteed by design

<sup>2.</sup> The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4V). It is disable when  $V_{DDA} \ge 2.4$  V.

V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub> and V<sub>REF-</sub> can be internally connected to V<sub>SSA</sub>, depending on the package. Refer to Section 4: Pinouts and pin description for further details.

# Equation 1: R<sub>AIN</sub> max formula

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 64. Maximum ADC RAIN<sup>(1)(2)</sup>

Decelution	Sampling cycle	Sampling time [ns]	RAIN	max (Ω)
Resolution	@80 MHz	@80 MHz	Fast channels <sup>(3)</sup>	Slow channels <sup>(4)</sup>
	2.5	31.25	100	N/A
	6.5	81.25	330	100
	12.5	156.25	680	470
40 h#-	24.5	306.25	1500	1200
12 bits	47.5	593.75	2200	1800
	92.5	1156.25	4700	3900
	247.5	3093.75	12000	10000
	640.5	8006.75	39000	33000
	2.5	31.25	120	N/A
	6.5	81.25	390	180
	12.5	156.25	820	560
40.1%	24.5	306.25	1500	1200
10 bits	47.5	593.75	2200	1800
	92.5	1156.25	5600	4700
	247.5	3093.75	12000	10000
	640.5	8006.75	47000	39000
	2.5	31.25	180	N/A
	6.5	81.25	470	270
	12.5	156.25	1000	680
O hita	24.5	306.25	1800	1500
8 bits	47.5	593.75	2700	2200
	92.5	1156.25	6800	5600
	247.5	3093.75	15000	12000
	640.5	8006.75	50000	50000





Figure 25. ADC accuracy characteristics





- 1. Refer to Table 63: ADC characteristics for the values of RAIN, RADC and CADC.
- 2. C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 13: Power supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

# Table 71. VREFBUF characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	VREFBUF	I <sub>load</sub> = 0 μA	-	16	25	
	BUF) consumption	I <sub>load</sub> = 500 μA	-	18	30	μΑ
вог)		I <sub>load</sub> = 4 mA	-	35	50	

- 1. Guaranteed by design, unless otherwise specified.
- 2. In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which will follow (V<sub>DDA</sub> drop voltage).
- 3. Guaranteed by test in production.
- 4. To well control inrush current of VREFBUF during start-up phase and scaling change,  $V_{DDA}$  voltage should be in the range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively for  $V_{RS} = 0$  and  $V_{RS} = 0$ .

#### 6.3.28 FSMC characteristics

Unless otherwise specified, the parameters given in *Table 90* to *Table 103* for the FMC interface are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 22*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output characteristics.

### Asynchronous waveforms and timings

Figure 37 through Figure 40 represent asynchronous waveforms and Table 90 through Table 97 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0

In all timing tables, the THCLK is the HCLK clock period.






Figure 37. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms



In all timing tables, the T<sub>HCLK</sub> is the HCLK clock period.




Figure 41. Synchronous multiplexed NOR/PSRAM read timings

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

47/