



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s08sg8e2ctjr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MC9S08SG8 Data Sheet

Covers MC9S08SG8 MC9S08SG4

> MC9S08SG8 Rev. 8 1/2014

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc.

© Freescale Semiconductor, Inc., 2006-2014. All rights reserved.





Section Number

Title

Page

	11.3.4 IIC Status Register (IICS)	
	11.3.5 IIC Data I/O Register (IICD)	
	11.3.6 IIC Control Register 2 (IICC2)	
11.4	Functional Description	
	11.4.1 IIC Protocol	
	11.4.2 10-bit Address	
	11.4.3 General Call Address	
11.5	Resets	
11.6	Interrupts	
	11.6.1 Byte Transfer Interrupt	
	11.6.2 Address Detect Interrupt	
	11.6.3 Arbitration Lost Interrupt	
11.7	Initialization/Application Information	

Chapter 12 Modulo Timer (S08MTIMV1)

12.1	Introduction	
	12.1.1 MTIM Configuration Information	
	12.1.2 Features	
	12.1.3 Modes of Operation	
	12.1.4 Block Diagram	
12.2	External Signal Description	
12.3	Register Definition	
	12.3.1 MTIM Status and Control Register (MTIMSC)	
	12.3.2 MTIM Clock Configuration Register (MTIMCLK)	
	12.3.3 MTIM Counter Register (MTIMCNT)	
	12.3.4 MTIM Modulo Register (MTIMMOD)	
12.4	Functional Description	
	12.4.1 MTIM Operation Example	

Chapter 13 Real-Time Counter (S08RTCV1)

13.1	Introduction	
	13.1.1 Features	191
	13.1.2 Modes of Operation	191
	13.1.3 Block Diagram	
13.2	External Signal Description	192
13.3	Register Definition	
	13.3.1 RTC Status and Control Register (RTCSC)	193
	13.3.2 RTC Counter Register (RTCCNT)	194
	13.3.3 RTC Modulo Register (RTCMOD)	194
13.4	Functional Description	194

_					Prior	ity		_
Р	in Numb	er	L	Lowest Highest				
20-pin	16-pin	8-pin	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	Alt5
1	1	1						RESET
2	2	2					BKGD	MS
3	3	3						V _{DD}
4	4	4						V _{SS}
5	5		PTB7	SCL ¹	EXTAL			
6	6		PTB6	SDA ¹	XTAL			
7	7	_	PTB5	TPM1CH1 ²	SS	PTC0 ³		
8	8	_	PTB4	TPM2CH1	MISO	PTC0 ³		
9	—	_	PTC3			PTC0 ³	ADP11	
10	—		PTC2			PTC0 ³	ADP10	
11	—	_	PTC1		TPM1CH1 ²	PTC0 ³	ADP9	
12	—		PTC0		TPM1CH0 ²	PTC0 ³	ADP8	
13	9		PTB3	PIB3	MOSI	PTC0 ³	ADP7	
14	10		PTB2	PIB2	SPSCK	PTC0 ³	ADP6	
15	11		PTB1	PIB1	TxD		ADP5	
16	12		PTB0	PIB0	RxD		ADP4	
17	13	5	PTA3	PIA3	SCL ¹		ADP3	
18	14	6	PTA2	PIA2	SDA ¹		ADP2	ACMPO
19	15	7	PTA1	PIA1	TPM2CH0		ADP1 ⁴	ACMP-4
20	16	8	PTA0	PIA0	TPM1CH0 ²	TCLK	ADP0 ⁴	ACMP+ ⁴

Table 2-1.	Pin	Availability	by	Package	Pin-Count
------------	-----	--------------	----	---------	------------------

¹ IIC pins can be repositioned using IICPS in SOPT2, default reset locations are on PTA2 and PTA3.

² TPM1CHx pins can be repositioned using TPM1PS in SOPT2, default reset locations are on PTA0 and PTB5.

³ This port pin is part of the ganged output feature. When pin is enabled for ganged output, it will have priority over all digital modules. The output data, drive strength and slew-rate control of this port pin will follow the configuration for the PTC0 pin, even in 16-pin packages where PTC0 doesn't bond out. Ganged output not available in 8-pin packages.

⁴ If ACMP and ADC are both enabled, both will have access to the pin.



Chapter 4 Memory

4.2 Reset and Interrupt Vector Assignments

Table 4-1 shows address assignments for reset and interrupt vectors. The vector names shown in this table are the labels used in the Freescale Semiconductor provided equate file for the MC9S08SG8.

Address (High/Low)	Vector	Vector Name
0xFFC0:0xFFC1	Unused Vector Space (available for user program)	—
0xFFC2:0xFFC3	ACMP	Vacmp
0xFFC4:0xFFC5	Unused Vector Space (available for user program)	—
0xFFC6:0xFFC7	Unused Vector Space (available for user program)	—
0xFFC8:0xFFC9	Unused Vector Space (available for user program)	—
0xFFCA:0xFFCB	MTIM Overflow	Vmtim
0xFFCC:0xFFCD	RTC	Vrtc
0xFFCE:0xFFCF	IIC	Viic
0xFFD0:0xFFD1	ADC Conversion	Vadc
0xFFD2:0xFFD3	Unused Vector Space (available for user program)	—
0xFFD4:0xFFD5	Port B Pin Interrupt	Vportb
0xFFD6:0xFFD7	Port A Pin Interrupt	Vporta
0xFFD8:0xFFD9	Unused Vector Space (available for user program)	—
0xFFDA:0xFFDB	SCI Transmit	Vscitx
0xFFDC:0xFFDD	SCI Receive	Vscirx
0xFFDE:0xFFDF	SCI Error	Vscierr
0xFFE0:0xFFE1	SPI	Vspi
0xFFE2:0xFFE3	TPM2 Overflow	Vtpm2ovf
0xFFE4:0xFFE5	TPM2 Channel 1	Vtpm2ch1
0xFFE6:0xFFE7	TPM2 Channel 0	Vtpm2ch0
0xFFE8:0xFFE9	TPM1 Overflow	Vtpm1ovf
0xFFEA:0xFFEB	Unused Vector Space (available for user program)	—
0xFFEC:0xFFED	Unused Vector Space (available for user program)	—
0xFFEE:0xFFEF	Unused Vector Space (available for user program)	—
0xFFF0:0xFFF1	Unused Vector Space (available for user program)	—
0xFFF2:0xFFF3	TPM1 Channel 1	Vtpm1ch1
0xFFF4:0xFFF5	TPM1 Channel 0	Vtpm1ch0
0xFFF6:0xFFF7	Unused Vector Space (available for user program)	—
0xFFF8:0xFFF9	Low Voltage Detect	Vlvd
0xFFFA:0xFFFB	Unused Vector Space (available for user program)	—
0xFFFC:0xFFFD	SWI	Vswi
0xFFFE:0xFFFF	Reset	Vreset

Table 4-1. Reset and Interrupt Vectors

MC9S08SG8 MCU Series Data Sheet, Rev. 8

Table 4-12	. FSTAT Regi	ster Field Des	scriptions (c	continued)
------------	--------------	----------------	---------------	------------

Field	Description
4 FACCERR	Access Error Flag — FACCERR is set automatically when the proper command sequence is not obeyed exactly (the erroneous command is ignored), if a program or erase operation is attempted before the FCDIV register has been initialized, or if the MCU enters stop while a command was in progress. For a more detailed discussion of the exact actions that are considered access errors, see Section 4.5.5, "Access Errors." FACCERR is cleared by writing a 1 to FACCERR. Writing a 0 to FACCERR has no meaning or effect. 0 No access error. 1 An access error has occurred.
2 FBLANK	 FLASH Verified as All Blank (erased) Flag — FBLANK is set automatically at the conclusion of a blank check command if the entire FLASH array was verified to be erased. FBLANK is cleared by clearing FCBEF to write a new valid command. Writing to FBLANK has no meaning or effect. O After a blank check command is completed and FCCF = 1, FBLANK = 0 indicates the FLASH array is not completely erased. 1 After a blank check command is completed and FCCF = 1, FBLANK = 1 indicates the FLASH array is completely erased (all 0xFF).

4.7.6 FLASH Command Register (FCMD)

Only five command codes are recognized in normal user modes as shown in Table 4-13. Refer to Section 4.5.3, "Program and Erase Command Execution," for a detailed discussion of FLASH programming and erase operations.



Figure 4-10. FLASH Command Register (FCMD)

Command	FCMD	Equate File Label
Blank check	0x05	mBlank
Byte program	0x20	mByteProg
Byte program — burst mode	0x25	mBurstProg
Page erase (512 bytes/page)	0x40	mPageErase
Mass erase (all FLASH)	0x41	mMassErase

Table 4-13. FLASH Commands

All other command codes are illegal and generate an access error.

It is not necessary to perform a blank check command after a mass erase operation. Only blank check is required as part of the security unlocking mechanism.



5.6 Low-Voltage Detect (LVD) System

The MC9S08SG8 includes a system to protect against low voltage conditions in order to protect memory contents and control MCU system states during supply voltage variations. The system is comprised of a power-on reset (POR) circuit and a LVD circuit with trip voltages for warning and detection. The LVD circuit is enabled when LVDE in SPMSC1 is set to 1. The LVD is disabled upon entering any of the stop modes unless LVDSE is set in SPMSC1. If LVDSE and LVDE are both set, then the MCU cannot enter stop2, and the current consumption in stop3 with the LVD enabled will be higher.

5.6.1 Power-On Reset Operation

When power is initially applied to the MCU, or when the supply voltage drops below the power-on reset rearm voltage level, V_{POR} , the POR circuit will cause a reset condition. As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above the low voltage detection low threshold, V_{LVDL} . Both the POR bit and the LVD bit in SRS are set following a POR.

5.6.2 Low-Voltage Detection (LVD) Reset Operation

The LVD can be configured to generate a reset upon detection of a low voltage condition by setting LVDRE to 1. The low voltage detection threshold is determined by the LVDV bit. After an LVD reset has occurred, the LVD system will hold the MCU in reset until the supply voltage has risen above the low voltage detection threshold. The LVD bit in the SRS register is set following either an LVD reset or POR.

5.6.3 Low-Voltage Warning (LVW) Interrupt Operation

The LVD system has a low voltage warning flag to indicate to the user that the supply voltage is approaching the low voltage condition. When a low voltage warning condition is detected and is configured for interrupt operation (LVWIE set to 1), LVWF in SPMSC1 will be set and an LVW interrupt request will occur.

5.7 Reset, Interrupt, and System Control Registers and Control Bits

One 8-bit register in the direct page register space and eight 8-bit registers in the high-page register space are related to reset and interrupt systems.

Refer to Table 4-2 and Table 4-3 in Chapter 4, "Memory," of this data sheet for the absolute address assignments for all registers. This section refers to registers and control bits only by their names. A Freescale-provided equate or header file is used to translate these names into the appropriate absolute addresses.

Some control bits in the SOPT1 and SPMSC2 registers are related to modes of operation. Although brief descriptions of these bits are provided here, the related functions are discussed in greater detail in Chapter 3, "Modes of Operation."



Chapter 5 Resets, Interrupts, and General System Control

5.7.5 System Device Identification Register (SDIDH, SDIDL)

These high page read-only registers are included so host development systems can identify the HCS08 derivative and revision number. This allows the development software to recognize where specific memory blocks, registers, and control bits are located in a target MCU.



¹ - Bit 7 is a mask option tie off that is used internally to determine that the device is a MC9S08SG8.

Figure 5-6. System Device Identification Register — High (SDIDH)

Table 5-7. SDIDH Register Field Descriptions

Field	Description
7	Bit 7 will read as a 1 for the MC9S08SG8 devices; writes have no effect.
6:4 Reserved	Bits 6:4 are reserved. Reading these bits will result in an indeterminate value; writes have no effect.
3:0 ID[11:8]	Part Identification Number — Each derivative in the HCS08 Family has a unique identification number. The MC9S08SG8 is hard coded to the value 0x014. See also ID bits in Table 5-8.



= Unimplemented or Reserved

Figure 5-7. System Device Identification Register — Low (SDIDL)

Table 5-8. SDIDL Register Field Descriptions

Field	Description
7:0 ID[7:0]	Part Identification Number — Each derivative in the HCS08 Family has a unique identification number. The MC9S08SG8 is hard coded to the value 0x014. See also ID bits in Table 5-7.



Chapter 6 Parallel Input/Output Control

6.6.1.5 Port A Drive Strength Selection Register (PTADS)



Figure 6-7. Drive Strength Selection for Port A Register (PTADS)

Table 6-6. PTADS Register Field Descriptions

Field	Description
5:4 Reserved	Reserved Bits — These bits are unused on this MCU, writes have no affect and could read as 1s or 0s.
3:0 PTADS[3:0]	 Output Drive Strength Selection for Port A Bits — Each of these control bits selects between low and high output drive for the associated PTA pin. For port A pins that are configured as inputs, these bits have no effect. 0 Low output drive strength selected for port A bit n. 1 High output drive strength selected for port A bit n.

6.6.1.6 Port A Interrupt Status and Control Register (PTASC)

	7	6	5	4	3	2	1	0
R	0	0	0	0	PTAIF	0		
w						PTAACK	FIAL	FIANIOD
Reset:	0	0	0	0	0	0	0	0

Figure 6-8. Port A Interrupt Status and Control Register (PTASC)

Table 6-7. PTASC Register Field Descriptions

Field	Description
3 PTAIF	 Port A Interrupt Flag — PTAIF indicates when a port A interrupt is detected. Writes have no effect on PTAIF. 0 No port A interrupt detected. 1 Port A interrupt detected.
2 PTAACK	Port A Interrupt Acknowledge — Writing a 1 to PTAACK is part of the flag clearing mechanism. PTAACK always reads as 0.
1 PTAIE	 Port A Interrupt Enable — PTAIE determines whether a port A interrupt is requested. 0 Port A interrupt request not enabled. 1 Port A interrupt request enabled.
0 PTAMOD	 Port A Detection Mode — PTAMOD (along with the PTAES bits) controls the detection mode of the port A interrupt pins. 0 Port A pins detect edges only. 1 Port A pins detect both edges and levels.



Field	Description
5 ACFE	 Compare Function Enable — ACFE is used to enable the compare function. 0 Compare function disabled 1 Compare function enabled
4 ACFGT	 Compare Function Greater Than Enable — ACFGT is used to configure the compare function to trigger when the result of the conversion of the input being monitored is greater than or equal to the compare value. The compare function defaults to triggering when the result of the compare of the input being monitored is less than the compare value. 0 Compare triggers when input is less than compare level 1 Compare triggers when input is greater than or equal to compare level

Table 9-4. ADCSC2 Register Field Descriptions (continued)

9.3.3 Data Result High Register (ADCRH)

ADCRH contains the upper two bits of the result of a 10-bit conversion. When configured for 8-bit conversions both ADR8 and ADR9 are equal to zero. ADCRH is updated each time a conversion completes except when automatic compare is enabled and the compare condition is not met. In 10-bit MODE, reading ADCRH prevents the ADC from transferring subsequent conversion results into the result registers until ADCRL is read. If ADCRL is not read until after the next conversion is completed, then the intermediate conversion result will be lost. In 8-bit mode there is no interlocking with ADCRL. In the case that the MODE bits are changed, any data in ADCRH becomes invalid.



Figure 9-6. Data Result High Register (ADCRH)

9.3.4 Data Result Low Register (ADCRL)

ADCRL contains the lower eight bits of the result of a 10-bit conversion, and all eight bits of an 8-bit conversion. This register is updated each time a conversion completes except when automatic compare is enabled and the compare condition is not met. In 10-bit mode, reading ADCRH prevents the ADC from transferring subsequent conversion results into the result registers until ADCRL is read. If ADCRL is not read until the after next conversion is completed, then the intermediate conversion results will be lost. In 8-bit mode, there is no interlocking with ADCRH. In the case that the MODE bits are changed, any data in ADCRL becomes invalid.



Internal Clock Source (S08ICSV2)

10.3.3 ICS Trim Register (ICSTRM)



Figure 10-5. ICS Trim Register (ICSTRM)

Field	Description
7:0 TRIM	ICS Trim Setting — The TRIM bits control the internal reference clock frequency by controlling the internal reference clock period. The bits' effect are binary weighted (i.e., bit 1 will adjust twice as much as bit 0). Increasing the binary value in TRIM will increase the period, and decreasing the value will decrease the period.
	An additional fine trim bit is available in ICSSC as the FTRIM bit.

10.3.4 ICS Status and Control (ICSSC)

	7	6	5	4	3	2	1	0
R	0	0	0	IREFST	CLKS	ST	OSCINIT	
w								
POR:	0	0	0	1	0	0	0	0
Reset:	0	0	0	1	0	0	0	U

Figure 10-6. ICS Status and Control Register (ICSSC)

Table 10-5. ICS Status and Control Register Field Descriptions

Field	Description					
7:5	Reserved, should be cleared.					
4 IREFST	Internal Reference Status — The IREFST bit indicates the current source for the reference clock. The IREFST bit does not update immediately after a write to the IREFS bit due to internal synchronization between clock domains. 0 Source of reference clock is external clock. 1 Source of reference clock is internal clock.					
3-2 CLKST	 Clock Mode Status — The CLKST bits indicate the current clock mode. The CLKST bits don't update immediately after a write to the CLKS bits due to internal synchronization between clock domains. Output of FLL is selected. FLL Bypassed, Internal reference clock is selected. FLL Bypassed, External reference clock is selected. Reserved. 					



11.7 Initialization/Application Information

	Module Initialization (Slave)								
1.	Write: IICC2								
	— to e	enable or disable general call							
	— to s	elect 10-bit or 7-bit addressing mode							
2.	Write: 1	ICA							
	- to s	the slave address							
3.	Write: I	IICC1							
	— to e	enable IIC and interrupts							
4.	Initializ	ze RAM variables (IICEN = 1 and IICIE = 1) for transmit data							
5.	Initializ	ze RAM variables used to achieve the routine shown in Figure 11-12							
		Module Initialization (Master)							
1.	Write: 1	IICF							
	- to s	set the IIC baud rate (example provided in this chapter)							
2.	Write: I	IICC1							
	— to e	enable IIC and interrupts							
3.	Initializ	ze RAM variables (IICEN = 1 and IICIE = 1) for transmit data $\frac{1}{1000}$							
4.	Initializ	ze RAM variables used to achieve the routine shown in Figure 11-12							
5.	Write: I	IICC1							
	— to e	enable TX							
		Register Model							
	IICA								
	lice	When addressed as a slave (in slave mode), the module responds to this address							
	Baud rate = BUSCLK / (2 x MULT x (SCL DIVIDER))								
	Module configuration								
	IICS TCF IAAS BUSY ARBL 0 SRW IICIF RXAK								
	Module status flags								
	IICD DATA								
		Data register; Write to transmit IIC data read to read IIC data							
	IICC2	2 GCAEN ADEXT 0 0 0 AD10 AD9 AD8							
		Address configuration							

Figure 11-11. IIC Module Quick Start

MC9S08SG8 MCU Series Data Sheet, Rev. 8



Field	Description
4 TXINV ¹	 Transmit Data Inversion — Setting this bit reverses the polarity of the transmitted data output. 0 Transmit data not inverted 1 Transmit data inverted
3 ORIE	 Overrun Interrupt Enable — This bit enables the overrun flag (OR) to generate hardware interrupt requests. 0 OR interrupts disabled (use polling). 1 Hardware interrupt requested when OR = 1.
2 NEIE	 Noise Error Interrupt Enable — This bit enables the noise flag (NF) to generate hardware interrupt requests. 0 NF interrupts disabled (use polling). 1 Hardware interrupt requested when NF = 1.
1 FEIE	 Framing Error Interrupt Enable — This bit enables the framing error flag (FE) to generate hardware interrupt requests. 0 FE interrupts disabled (use polling). 1 Hardware interrupt requested when FE = 1.
0 PEIE	 Parity Error Interrupt Enable — This bit enables the parity error flag (PF) to generate hardware interrupt requests. 0 PF interrupts disabled (use polling). 1 Hardware interrupt requested when PF = 1.

Table 14-7. SCIC3 Field Descriptions (continued)

Setting TXINV inverts the TxD output for all cases: data bits, start and stop bits, break, and idle.

14.2.7 SCI Data Register (SCID)

This register is actually two separate registers. Reads return the contents of the read-only receive data buffer and writes go to the write-only transmit data buffer. Reads and writes of this register are also involved in the automatic flag clearing mechanisms for the SCI status flags.

	7	6	5	4	3	2	1	0
R	R7	R6	R5	R4	R3	R2	R1	R0
w	Τ7	Т6	Т5	T4	Т3	T2	T1	T0
Reset	0	0	0	0	0	0	0	0

Figure 14-11. SCI Data Register (SCID)

14.3 Functional Description

The SCI allows full-duplex, asynchronous, NRZ serial communication among the MCU and remote devices, including other MCUs. The SCI comprises a baud rate generator, transmitter, and receiver block. The transmitter and receiver operate independently, although they use the same baud rate generator. During normal operation, the MCU monitors the status of the SCI, writes the data to be transmitted, and processes received data. The following describes each of the blocks of the SCI.

14.3.1 Baud Rate Generation

As shown in Figure 14-12, the clock source for the SCI baud rate generator is the bus-rate clock.



Serial Communications Interface (S08SCIV4)

status flag is set. If RDRF was already set indicating the receive data register (buffer) was already full, the overrun (OR) status flag is set and the new data is lost. Because the SCI receiver is double-buffered, the program has one full character time after RDRF is set before the data in the receive data buffer must be read to avoid a receiver overrun.

When a program detects that the receive data register is full (RDRF = 1), it gets the data from the receive data register by reading SCID. The RDRF flag is cleared automatically by a 2-step sequence which is normally satisfied in the course of the user's program that handles receive data. Refer to Section 14.3.4, "Interrupts and Status Flags" for more details about flag clearing.

14.3.3.1 Data Sampling Technique

The SCI receiver uses a 16× baud rate clock for sampling. The receiver starts by taking logic level samples at 16 times the baud rate to search for a falling edge on the RxD serial data input pin. A falling edge is defined as a logic 0 sample after three consecutive logic 1 samples. The 16× baud rate clock is used to divide the bit time into 16 segments labeled RT1 through RT16. When a falling edge is located, three more samples are taken at RT3, RT5, and RT7 to make sure this was a real start bit and not merely noise. If at least two of these three samples are 0, the receiver assumes it is synchronized to a receive character.

The receiver then samples each bit time, including the start and stop bits, at RT8, RT9, and RT10 to determine the logic level for that bit. The logic level is interpreted to be that of the majority of the samples taken during the bit time. In the case of the start bit, the bit is assumed to be 0 if at least two of the samples at RT3, RT5, and RT7 are 0 even if one or all of the samples taken at RT8, RT9, and RT10 are 1s. If any sample in any bit time (including the start and stop bits) in a character frame fails to agree with the logic level for that bit, the noise flag (NF) will be set when the received character is transferred to the receive data buffer.

The falling edge detection logic continuously looks for falling edges, and if an edge is detected, the sample clock is resynchronized to bit times. This improves the reliability of the receiver in the presence of noise or mismatched baud rates. It does not improve worst case analysis because some characters do not have any extra falling edges anywhere in the character frame.

In the case of a framing error, provided the received character was not a break character, the sampling logic that searches for a falling edge is filled with three logic 1 samples so that a new start bit can be detected almost immediately.

In the case of a framing error, the receiver is inhibited from receiving any new characters until the framing error flag is cleared. The receive shift register continues to function, but a complete character cannot transfer to the receive data buffer if FE is still set.

14.3.3.2 Receiver Wakeup Operation

Receiver wakeup is a hardware mechanism that allows an SCI receiver to ignore the characters in a message that is intended for a different SCI receiver. In such a system, all receivers evaluate the first character(s) of each message, and as soon as they determine the message is intended for a different receiver, they write logic 1 to the receiver wake up (RWU) control bit in SCIC2. When RWU bit is set, the status flags associated with the receiver (with the exception of the idle bit, IDLE, when RWUID bit is set) are inhibited from setting, thus eliminating the software overhead for handling the unimportant message



15.5.2 SPI Interrupts

There are three flag bits, two interrupt mask bits, and one interrupt vector associated with the SPI system. The SPI interrupt enable mask (SPIE) enables interrupts from the SPI receiver full flag (SPRF) and mode fault flag (MODF). The SPI transmit interrupt enable mask (SPTIE) enables interrupts from the SPI transmit buffer empty flag (SPTEF). When one of the flag bits is set, and the associated interrupt mask bit is set, a hardware interrupt request is sent to the CPU. If the interrupt mask bits are cleared, software can poll the associated flag bits instead of using interrupts. The SPI interrupt service routine (ISR) should check the flag bits to determine what event caused the interrupt. The service routine should also clear the flag bit(s) before returning from the ISR (usually near the beginning of the ISR).

15.5.3 Mode Fault Detection

A mode fault occurs and the mode fault flag (MODF) becomes set when a master SPI device detects an error on the \overline{SS} pin (provided the \overline{SS} pin is configured as the mode fault input signal). The \overline{SS} pin is configured to be the mode fault input signal when MSTR = 1, mode fault enable is set (MODFEN = 1), and slave select output enable is clear (SSOE = 0).

The mode fault detection feature can be used in a system where more than one SPI device might become a master at the same time. The error is detected when a master's \overline{SS} pin is low, indicating that some other SPI device is trying to address this master as if it were a slave. This could indicate a harmful output driver conflict, so the mode fault logic is designed to disable all SPI output drivers when such an error is detected.

When a mode fault is detected, MODF is set and MSTR is cleared to change the SPI configuration back to slave mode. The output drivers on the SPSCK, MOSI, and MISO (if not bidirectional mode) are disabled.

MODF is cleared by reading it while it is set, then writing to the SPI control register 1 (SPIC1). User software should verify the error condition has been corrected before changing the SPI back to master mode.

Timer/PWM Module (S08TPMV3)



Figure 16-2. TPM Block Diagram

NP,

Timer/PWM Module (S08TPMV3)



Reset the TPM counter before writing to the TPM modulo registers to avoid confusion about when the first counter overflow will occur.

16.3.4 TPM Channel n Status and Control Register (TPMxCnSC)

TPMxCnSC contains the channel-interrupt-status flag and control bits used to configure the interrupt enable, channel configuration, and pin function.



Figure 16-12. TPM Channel n Status and Control Register (TPMxCnSC)

Field	Description
7 CHnF	Channel n flag. When channel n is an input-capture channel, this read/write bit is set when an active edge occurs on the channel n pin. When channel n is an output compare or edge-aligned/center-aligned PWM channel, CHnF is set when the value in the TPM counter registers matches the value in the TPM channel n value registers. When channel n is an edge-aligned/center-aligned PWM channel and the duty cycle is set to 0% or 100%, CHnF will not be set even when the value in the TPM counter registers matches the value in the TPM channel n value registers. A corresponding interrupt is requested when CHnF is set and interrupts are enabled (CHnIE = 1). Clear CHnF by reading TPMxCnSC while CHnF is set and then writing a logic 0 to CHnF. If another interrupt request occurs before the clearing sequence is complete, the sequence is reset so CHnF remains set after the clear sequence completed for the earlier CHnF. This is done so a CHnF interrupt request cannot be lost due to clearing a previous CHnF. Reset clears the CHnF bit. Writing a logic 1 to CHnF has no effect. 0 No input capture or output compare event occurred on channel n 1 Input capture or output compare event on channel n
6 CHnIE	 Channel n interrupt enable. This read/write bit enables interrupts from channel n. Reset clears CHnIE. 0 Channel n interrupt requests disabled (use for software polling) 1 Channel n interrupt requests enabled
5 MSnB	Mode select B for TPM channel n. When CPWMS=0, MSnB=1 configures TPM channel n for edge-aligned PWM mode. Refer to the summary of channel mode and setup controls in Table 16-9.



the TPM counter is a free-running counter then the update is made when the TPM counter changes from 0xFFFE to 0xFFFF.

16.4.2.4 Center-Aligned PWM Mode

This type of PWM output uses the up/down counting mode of the timer counter (CPWMS=1). The output compare value in TPMxCnVH:TPMxCnVL determines the pulse width (duty cycle) of the PWM signal while the period is determined by the value in TPMxMODH:TPMxMODL. TPMxMODH:TPMxMODL should be kept in the range of 0x0001 to 0x7FFF because values outside this range can produce ambiguous results. ELSnA will determine the polarity of the CPWM output.

pulse width = 2 x (TPMxCnVH:TPMxCnVL)
period = 2 x (TPMxMODH:TPMxMODL); TPMxMODH:TPMxMODL=0x0001-0x7FFF

If the channel-value register TPMxCnVH:TPMxCnVL is zero or negative (bit 15 set), the duty cycle will be 0%. If TPMxCnVH:TPMxCnVL is a positive value (bit 15 clear) and is greater than the (non-zero) modulus setting, the duty cycle will be 100% because the duty cycle compare will never occur. This implies the usable range of periods set by the modulus register is 0x0001 through 0x7FFE (0x7FFF if you do not need to generate 100% duty cycle). This is not a significant limitation. The resulting period would be much longer than required for normal applications.

TPMxMODH:TPMxMODL=0x0000 is a special case that should not be used with center-aligned PWM mode. When CPWMS=0, this case corresponds to the counter running free from 0x0000 through 0xFFFF, but when CPWMS=1 the counter needs a valid match to the modulus register somewhere other than at 0x0000 in order to change directions from up-counting to down-counting.

The output compare value in the TPM channel registers (times 2) determines the pulse width (duty cycle) of the CPWM signal (Figure 16-16). If ELSnA=0, a compare occurred while counting up forces the CPWM output signal low and a compare occurred while counting down forces the output high. The counter counts up until it reaches the modulo setting in TPMxMODH:TPMxMODL, then counts down until it reaches zero. This sets the period equal to two times TPMxMODH:TPMxMODL.



Center-aligned PWM outputs typically produce less noise than edge-aligned PWMs because fewer I/O pin transitions are lined up at the same system clock edge. This type of PWM is also required for some types of motor drives.



Appendix A Electrical Characteristics

A.1 Introduction

This section contains electrical and timing specifications for the MC9S08SG8 Series of microcontrollers available at the time of publication.

The MC9S08SG8 Series includes both:

- Standard (STD) devices that are standard-temperature rated.
- AEC Grade 0 devices that are high-temperature rated.

A.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table A-1	I. Parameter	Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

A.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table A-2 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.



A.8 External Oscillator (XOSC) Characteristics

Nu m	с	Rating	Symbol	Min	Typ ¹	Max	Uni t	Temp Rated ²	
								Standard	AEC Grade 0
1	с	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)							
		Low range (RANGE = 0)	f _{lo}	32	—	38.4	kHz	х	х
		High range (RANGE = 1) FEE or FBE mode 3	f _{hi}	1	—	5	MHz	x	х
		High range (RANGE = 1, HGO = 1) FBELP mode	f _{hi-hgo}	1	—	16	MHz	x	x
		High range (RANGE = 1, HGO = 0) FBELP mode	f _{hi-lp}	1	—	8	MHz	x	x
2	—	Load capacitors	$C_{1,}C_{2}$	See crystal or resonator manufacturer's recommendation.					
	_	Feedback resistor						х	х
3		Low range (32 kHz to 100 kHz)	R _F	—	10	—	MΩ		
		High range (1 MHz to 16 MHz)			1	_		Х	Х
4		Low range, low gain (RANGE = 0, HGO =		_	0	_		x	x
		Low range, high gain (RANGE = 0, HGO = 1)		_	100	_		х	x
		High range, low gain (RANGE = 1, HGO = 0)	R _S	_	0	_	kΩ	x	x
		High range, high gain (RANGE = 1, HGO = 1)							
		\geq 8 MHz		—	0	0		х	х
		4 MHz		—	0	10		х	х
		1 MHz		—	0	20		х	х
	т	/stal start-up time 4							
5		Low range, low gain (RANGE = 0, HGO = 0)	t CSTL-LP	—	200	—		х	х
		Low range, high gain (RANGE = 0, HGO = 1)	^t CSTL-HGO	_	400	_	ms	х	х
		High range, low gain (RANGE = 1, HGO = $0)^5$	t CSTH-LP	_	5	_		х	x
		High range, high gain (RANGE = 1, HGO = 1) ⁴	t CSTH-HGO	—	20	_		х	х
		Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)							
6	Т	FEE or FBE mode ²	f _{extal}	0.03125		5	MHz	x	
		FBELP mode		0 0	_	40 36	MHz	х	x

Table A-8. Oscillator Electrical Specifications (Temperature Range = -40 to 125°C Ambient)

¹ Typical data was characterized at 5.0 V, 25°C or is recommended value.



Figure A-8. Typical Frequency Deviation vs Temperature (ICS Trimmed to 16MHz bus@25°C, 5V, FEI)¹

^{1.} Based on the average of several hundred units from a typical characterization lot.