

Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

E·XFI

Product Status	Active
Туре	Floating Point
Interface	DAI, DPI
Clock Rate	400MHz
Non-Volatile Memory	ROM (768kB)
On-Chip RAM	256kB
Voltage - I/O	3.30V
Voltage - Core	1.20V
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	208-LQFP Exposed Pad
Supplier Device Package	208-LQFP-EP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-21369kswz-6a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Asynchronous Memory Controller

The asynchronous memory controller provides a configurable interface for up to four separate banks of memory or I/O devices. Each bank can be independently programmed with different timing parameters, enabling connection to a wide variety of memory devices including SRAM, ROM, flash, and EPROM, as well as I/O devices that interface with standard memory control lines. Bank 0 occupies a 14M word window and Banks 1, 2, and 3 occupy a 16M word window in the processor's address space but, if not fully populated, these windows are not made contiguous by the memory controller logic. The banks can also be configured as 8-bit, 16-bit, or 32-bit wide buses for ease of interfacing to a range of memories and I/O devices tailored either to high performance or to low cost and power.

Pulse-Width Modulation

The PWM module is a flexible, programmable, PWM waveform generator that can be programmed to generate the required switching patterns for various applications related to motor and engine control or audio power control. The PWM generator can generate either center-aligned or edge-aligned PWM waveforms. In addition, it can generate complementary signals on two outputs in paired mode or independent signals in nonpaired mode (applicable to a single group of four PWM waveforms).

The entire PWM module has four groups of four PWM outputs each. Therefore, this module generates 16 PWM outputs in total. Each PWM group produces two pairs of PWM signals on the four PWM outputs.

The PWM generator is capable of operating in two distinct modes while generating center-aligned PWM waveforms: single update mode or double update mode. In single update mode, the duty cycle values are programmable only once per PWM period. This results in PWM patterns that are symmetrical about the midpoint of the PWM period. In double update mode, a second updating of the PWM registers is implemented at the midpoint of the PWM period. In this mode, it is possible to produce asymmetrical PWM patterns that produce lower harmonic distortion in 2-phase PWM inverters.

Digital Applications Interface (DAI)

The digital applications interface (DAI) provide the ability to connect various peripherals to any of the DSP's DAI pins (DAI_P20-1). Programs make these connections using the signal routing unit (SRU1), shown in Figure 1.

The SRU is amatrix routing unit (or group of multiplexers) that enable the peripherals provided by the DAI to be interconnected under software control. This allows easy use of the associated peripherals for a much wider variety of applications by using a larger set of algorithms than is possible with nonconfigurable signal paths.

The DAI include eight serial ports, an S/PDIF receiver/transmitter, four precision clock generators (PCG), eight channels of synchronous sample rate converters, and an input data port (IDP). The IDP provides an additional input path to the processor core, configurable as either eight channels of I²S serial data or as seven channels plus a single 20-bit wide synchronous parallel data acquisition port. Each data channel has its own DMA channel that is independent from the processor's serial ports.

For complete information on using the DAI, see the ADSP-21368 SHARC Processor Hardware Reference.

Serial Ports

The processors feature eight synchronous serial ports (SPORTs) that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices such as Analog Devices' AD183x family of audio codecs, ADCs, and DACs. The serial ports are made up of two data lines, a clock, and frame sync. The data lines can be programmed to either transmit or receive and each data line has a dedicated DMA channel.

Serial ports are enabled via 16 programmable and simultaneous receive or transmit pins that support up to 32 transmit or 32 receive channels of audio data when all eight SPORTs are enabled, or eight full duplex TDM streams of 128 channels per frame.

The serial ports operate at a maximum data rate of 50 Mbps. Serial port data can be automatically transferred to and from on-chip memory via dedicated DMA channels. Each of the serial ports can work in conjunction with another serial port to provide TDM support. One SPORT provides two transmit signals while the other SPORT provides the two receive signals. The frame sync and clock are shared.

Serial ports operate in five modes:

- Standard DSP serial mode
- Multichannel (TDM) mode with support for packed I²S mode
- I²S mode
- Packed I²S mode
- Left-justified sample pair mode

Left-justified sample pair mode is a mode where in each frame sync cycle two samples of data are transmitted/received—one sample on the high segment of the frame sync, the other on the low segment of the frame sync. Programs have control over various attributes of this mode.

Each of the serial ports supports the left-justified sample pair and I²S protocols (I²S is an industry-standard interface commonly used by audio codecs, ADCs, and DACs such as the Analog Devices AD183x family), with two data pins, allowing four left-justified sample pair or I²S channels (using two stereo devices) per serial port, with a maximum of up to 32 I²S channels. The serial ports permit little-endian or big-endian transmission formats and word lengths selectable from 3 bits to 32 bits. For the left-justified sample pair and I²S modes, dataword lengths are selectable between 8 bits and 32 bits. Serial ports offer selectable synchronization and transmit modes as well as optional μ -law or A-law companding selection on a per channel basis. Serial port clocks and frame syncs can be internally or externally generated.

The serial ports also contain frame sync error detection logic where the serial ports detect frame syncs that arrive early (for example, frame syncs that arrive while the transmission/reception of the previous word is occurring). All the serial ports also share one dedicated error interrupt.

S/PDIF-Compatible Digital Audio Receiver/Transmitter

The S/PDIF receiver/transmitter has no separate DMA channels. It receives audio data in serial format and converts it into a biphase encoded signal. The serial data input to the receiver/transmitter can be formatted as left-justified, I²S, or right-justified with word widths of 16, 18, 20, or 24 bits.

The serial data, clock, and frame sync inputs to the S/PDIF receiver/transmitter are routed through the signal routing unit (SRU). They can come from a variety of sources such as the SPORTs, external pins, the precision clock generators (PCGs), or the sample rate converters (SRC) and are controlled by the SRU control registers.

Synchronous/Asynchronous Sample Rate Converter

The sample rate converter (SRC) contains four SRC blocks and is the same core as that used in the AD1896 192 kHz stereo asynchronous sample rate converter and provides up to 128 dB SNR. The SRC block is used to perform synchronous or asynchronous sample rate conversion across independent stereo channels, without using internal processor resources. The four SRC blocks can also be configured to operate together to convert multichannel audio data without phase mismatches. Finally, the SRC can be used to clean up audio data from jittery clock sources such as the S/PDIF receiver.

Input Data Port

The IDP provides up to eight serial input channels—each with its own clock, frame sync, and data inputs. The eight channels are automatically multiplexed into a single 32-bit by eight-deep FIFO. Data is always formatted as a 64-bit frame and divided into two 32-bit words. The serial protocol is designed to receive audio channels in I2S, left-justified sample pair, or right-justified mode. One frame sync cycle indicates one 64-bit left/right pair, but data is sent to the FIFO as 32-bit words (that is, onehalf of a frame at a time). The processor supports 24- and 32-bit I²S, 24- and 32-bit left-justified, and 24-, 20-, 18- and 16-bit right-justified formats.

Precision Clock Generators

The precision clock generators (PCG) consist of four units, each of which generates a pair of signals (clock and frame sync) derived from a clock input signal. The units, A B, C, and D, are identical in functionality and operate independently of each other. The two signals generated by each unit are normally used as a serial bit clock/frame sync pair.

Digital Peripheral Interface (DPI)

The digital peripheral interface provides connections to two serial peripheral interface ports (SPI), two universal asynchronous receiver-transmitters (UARTs), a 2-wire interface (TWI), 12 flags, and three general-purpose timers.

Serial Peripheral (Compatible) Interface

The processors contain two serial peripheral interface ports (SPIs). The SPI is an industry-standard synchronous serial link, enabling the SPI-compatible port to communicate with other SPI-compatible devices. The SPI consists of two data pins, one device select pin, and one clock pin. It is a full-duplex synchronous serial interface, supporting both master and slave modes. The SPI port can operate in a multimaster environment by interfacing with up to four other SPI-compatible devices, either acting as a master or slave device. The ADSP-21367/ADSP-21368/ADSP-21369 SPI-compatible peripheral implementation also features programmable baud rate and clock phase and polarities. The SPI-compatible port uses open-drain drivers to support a multimaster configuration and to avoid data contention.

UART Port

The processors provide a full-duplex universal asynchronous receiver/transmitter (UART) port, which is fully compatible with PC-standard UARTs. The UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. The UART also has multiprocessor communication capability using 9-bit address detection. This allows it to be used in multidrop networks through the RS-485 data interface standard. The UART port also includes support for five data bits to eight data bits, one stop bit or two stop bits, and none, even, or odd parity. The UART port supports two modes of operation:

- PIO (programmed I/O) The processor sends or receives data by writing or reading I/O-mapped UART registers. The data is double-buffered on both transmit and receive.
- DMA (direct memory access) The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

The UART port's baud rate, serial data format, error code generation and status, and interrupts are programmable:

- Supporting bit rates ranging from $(f_{sCLK}/1,048,576)$ to $(f_{sCLK}/16)$ bits per second.
- Supporting data formats from 7 bits to 12 bits per frame.
- Both transmit and receive operations can be configured to generate maskable interrupts to the processor.

Where the 16-bit UART_Divisor comes from the DLH register (most significant eight bits) and DLL register (least significant eight bits).

In conjunction with the general-purpose timer functions, autobaud detection is supported.



Figure 3. Analog Power (A_{VDD}) Filter Circuit

Target Board JTAG Emulator Connector

Analog Devices DSP Tools product line of JTAG emulators uses the IEEE 1149.1 JTAG test access port of the ADSP-21367/ ADSP-21368/ADSP-21369 processors to monitor and control the target board processor during emulation. Analog Devices DSP Tools product line of JTAG emulators provides emulation at full processor speed, allowing inspection and modification of memory, registers, and processor stacks. The processor's JTAG interface ensures that the emulator will not affect target system loading or timing.

For complete information on Analog Devices' SHARC DSP Tools product line of JTAG emulator operation, see the appropriate "Emulator Hardware User's Guide."

DEVELOPMENT TOOLS

Analog Devices supports its processors with a complete line of software and hardware development tools, including integrated development environments (which include CrossCore[®] Embedded Studio and/or VisualDSP++[®]), evaluation products, emulators, and a wide variety of software add-ins.

Integrated Development Environments (IDEs)

For C/C++ software writing and editing, code generation, and debug support, Analog Devices offers two IDEs.

The newest IDE, CrossCore Embedded Studio, is based on the Eclipse[™] framework. Supporting most Analog Devices processor families, it is the IDE of choice for future processors, including multicore devices. CrossCore Embedded Studio seamlessly integrates available software add-ins to support real time operating systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information visit www.analog.com/cces.

The other Analog Devices IDE, VisualDSP++, supports processor families introduced prior to the release of CrossCore Embedded Studio. This IDE includes the Analog Devices VDK real time operating system and an open source TCP/IP stack. For more information visit www.analog.com/visualdsp. Note that VisualDSP++ will not support future Analog Devices processors.

EZ-KIT Lite Evaluation Board

For processor evaluation, Analog Devices provides wide range of EZ-KIT Lite[®] evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip emulation capabilities and other evaluation and development features. Also available are various EZ-Extenders[®], which are daughter cards delivering additional specialized functionality, including audio and video processing. For more information visit www.analog.com and search on "ezkit" or "ezextender".

EZ-KIT Lite Evaluation Kits

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE(s), a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user's PC, enabling the chosen IDE evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also supports in-circuit programming of the on-board Flash device to store user-specific boot code, enabling standalone operation. With the full version of Cross-Core Embedded Studio or VisualDSP++ installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

Software Add-Ins for CrossCore Embedded Studio

Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities and reduce development time. Add-ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add-ins are viewable through the CrossCore Embedded Studio IDE once the add-in is installed.

Board Support Packages for Evaluation Hardware

Software support for the EZ-KIT Lite evaluation boards and EZ-Extender daughter cards is provided by software add-ins called Board Support Packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the given evaluation hardware. A download link for a specific BSP is located on the web page for the associated EZ-KIT or EZ-Extender product. The link is found in the *Product Download* area of the product web page.

PIN FUNCTION DESCRIPTIONS

The following symbols appear in the Type column of Table 8: A = asynchronous, G = ground, I = input, O = output, O/T = output three-state, P = power supply, S = synchronous, (A/D) = active drive, (O/D) = open-drain, (pd) = pull-down resistor, (pu) = pull-up resistor. The ADSP-21367/ADSP-21368/ADSP-21369 SHARC processors use extensive pin multiplexing to achieve a lower pin count. For complete information on the multiplexing scheme, see the *ADSP-21368 SHARC Processor Hardware Reference*, "System Design" chapter.

Table 8. Pin Descriptions

Name	Туре	State During/ After Reset (ID = 00x)	Description
ADDR ₂₃₋₀	O/T (pu) ¹	Pulled high/ driven low	External Address. The processors output addresses for external memory and peripherals on these pins.
DATA ₃₁₋₀	l/O (pu) ¹	Pulled high/ pulled high	External Data. Data pins can be multiplexed to support external memory interface data (I/O), the PDAP (I), FLAGS (I/O), and PWM (O). After reset, all DATA pins are in EMIF mode and FLAG(0-3) pins are in FLAGS mode (default). When configured using the IDP_P-DAP_CTL register, IDP Channel 0 scans the external port data pins for parallel input data.
АСК	l (pu) ¹		Memory Acknowledge. External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access.
MS ₀₋₁	О/Т (ри) ¹	Pulled high/ driven high	Memory Select Lines 0–1. These lines are asserted (low) as chip selects for the corresponding banks of external memory. The $\overline{\text{MS}}_{3\cdot0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring, the $\overline{\text{MS}}_{3\cdot0}$ lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether or not the condition is true. The $\overline{\text{MS}}_1$ pin can be used in EPORT/FLASH boot mode. See the processor hardware reference for more information.
RD	O/T (pu) ¹	Pulled high/ driven high	External Port Read Enable. \overline{RD} is asserted whenever the processors read a word from external memory.
WR	O/T (pu) ¹	Pulled high/ driven high	External Port Write Enable. $\overline{\text{WR}}$ is asserted when the processors write a word to external memory.
FLAG[0]/IRQ0	I/O	FLAG[0] INPUT	FLAG0/Interrupt Request 0.
FLAG[1]/IRQ1	I/O	FLAG[1] INPUT	FLAG1/Interrupt Request 1.
$FLAG[2]/\overline{IRQ2}/\overline{MS}_2$	I/O with pro- grammable pu (for MS mode)	FLAG[2] INPUT	FLAG2/Interrupt Request 2/Memory Select 2.
FLAG[3]/ TMREXP/MS ₃	I/O with pro- grammable pu (for MS mode)	FLAG[3] INPUT	FLAG3/Timer Expired/Memory Select 3.

SPECIFICATIONS

OPERATING CONDITIONS

		400 MHz		366 MHz 350 MHz		333 MHz 266 MHz		
Parameter ¹	Description	Min	Max	Min	Max	Min	Max	Unit
V _{DDINT}	Internal (Core) Supply Voltage	1.25	1.35	1.235	1.365	1.14	1.26	V
A_{VDD}	Analog (PLL) Supply Voltage	1.25	1.35	1.235	1.365	1.14	1.26	V
V _{DDEXT}	External (I/O) Supply Voltage	3.13	3.47	3.13	3.47	3.13	3.47	V
V_{IH}^{2}	High Level Input Voltage @ V _{DDEXT} = Max	2.0	$V_{\text{DDEXT}} + 0.5$	2.0	$V_{\text{DDEXT}} + 0.5$	2.0	V _{DDEXT} + 0.5	V
V_{IL}^{2}	Low Level Input Voltage @ V _{DDEXT} = Min	-0.5	+0.8	-0.5	+0.8	-0.5	+0.8	V
$V_{\text{IH_CLKIN}}^{3}$	High Level Input Voltage @ V _{DDEXT} = Max	1.74	$V_{\text{DDEXT}} + 0.5$	1.74	$V_{\text{DDEXT}} + 0.5$	1.74	V _{DDEXT} + 0.5	V
$V_{\text{IL_CLKIN}}^{3}$	Low Level Input Voltage @ V _{DDEXT} = Min	-0.5	+1.1	-0.5	+1.1	-0.5	+1.1	V
TJ	Junction Temperature 208-Lead LQFP_EP @ T _{AMBIENT} 0°C to 70°C	0	95	0	110	0	110	°C
TJ	Junction Temperature 208-Lead LQFP_EP @ $T_{AMBIENT}$ -40°C to +85°C	N/A	N/A	N/A	N/A	-40	+120	°C
TJ	Junction Temperature 256-Ball BGA_ED @ T _{AMBIENT} 0°C to 70°C	0	95	N/A	N/A	0	105	°C
Tj	Junction Temperature 256-Ball BGA_ED @ T _{AMBIENT} –40°C to +85°C	N/A	N/A	N/A	N/A	-40	+105	°C

¹ Specifications subject to change without notice.
² Applies to input and bidirectional pins: DATAx, ACK, RPBA, BRx, IDx, FLAGx, DAI_Px, DPI_Px, BOOT_CFGx, CLK_CFGx, RESET, TCK, TMS, TDI, TRST.
³ Applies to input pin CLKIN.

ELECTRICAL CHARACTERISTICS

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V _{OH} ¹	High Level Output Voltage	@ $V_{DDEXT} = Min$, $I_{OH} = -1.0 \text{ mA}^2$	2.4			V
V _{ol} ¹	Low Level Output Voltage	@ $V_{\text{DDEXT}} = \text{Min}, I_{\text{OL}} = 1.0 \text{ mA}^2$			0.4	V
I _⊪ ^{3, 4}	High Level Input Current	@ $V_{\text{DDEXT}} = Max$, $V_{\text{IN}} = V_{\text{DDEXT}} Max$			10	μΑ
I _{IL} ^{3, 5, 6}	Low Level Input Current	@ $V_{\text{DDEXT}} = Max$, $V_{\text{IN}} = 0$ V			10	μΑ
I _{IHPD} ⁵	High Level Input Current Pull-Down	@ $V_{\text{DDEXT}} = Max$, $V_{\text{IN}} = 0$ V			250	μΑ
I 4 ILPU	Low Level Input Current Pull-Up	@ $V_{\text{DDEXT}} = Max$, $V_{\text{IN}} = 0$ V			200	μΑ
I _{OZH} ^{7, 8}	Three-State Leakage Current	@ $V_{\text{DDEXT}} = Max$, $V_{\text{IN}} = V_{\text{DDEXT}} Max$			10	μΑ
l _{ozl} ^{7, 9}	Three-State Leakage Current	@ $V_{\text{DDEXT}} = Max$, $V_{\text{IN}} = 0$ V			10	μΑ
I _{OZLPU} 8	Three-State Leakage Current Pull-Up	@ $V_{\text{DDEXT}} = Max$, $V_{\text{IN}} = 0$ V			200	μΑ
IDD-INTYP	Supply Current (Internal)	$t_{cclk} = 3.75 \text{ ns}, V_{DDINT} = 1.2 \text{ V}, 25^{\circ}\text{C}$		700		mA
		$t_{cclk} = 3.00 \text{ ns}, V_{ddint} = 1.2 \text{ V}, 25^{\circ}\text{C}$		900		mA
		$t_{CCLK} = 2.85 \text{ ns}, V_{DDINT} = 1.3 \text{ V}, 25^{\circ}\text{C}$		1050		mA
		$t_{CCLK} = 2.73 \text{ ns}, V_{DDINT} = 1.3 \text{ V}, 25^{\circ}\text{C}$		1080		mA
		$t_{CCLK} = 2.50 \text{ ns}, V_{DDINT} = 1.3 \text{ V}, 25^{\circ}\text{C}$		1100		mA
AI_{DD}^{11}	Supply Current (Analog)	$A_{vDD} = Max$			11	mA
C _{IN} ^{12, 13}	Input Capacitance	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 1.3 \text{ V}$			4.7	pF

¹ Applies to output and bidirectional pins: ADDRx, DATAx, RD, WR, MSx, BRx, FLAGx, DAI_Px, DPI_Px, SDRAS, SDCAS, SDWE, SDCKE, SDA10, SDCLKx, EMU, TDO. ² See Output Drive Currents on Page 51 for typical drive current capabilities.

³ Applies to input pins without internal pull-ups: BOOT_CFGx, CLK_CFGx, CLKIN, RESET, TCK.

⁴ Applies to input pins with internal pull-ups: ACK, RPBA, TMS, TDI, TRST.

⁵ Applies to input pins with internal pull-downs: IDx.

⁶ Applies to input pins with internal pull-ups disabled: ACK, RPBA.

⁷ Applies to three-statable pins without internal pull-ups: FLAGx, SDCLKx, TDO.

⁸ Applies to three-statable pins with internal pull-ups: ADDRx, DATAx, RD, WR, MSx, BRx, DAI_Px, DPI_Px, SDRAS, SDCAS, SDWE, SDCKE, SDA10, EMU.

⁹ Applies to three-statable pins with internal pull-ups disabled: ADDRx, DATAx, RD, WR, MSx, BRx, DAI_Px, DPI_Px, SDRAS, SDCAS, SDWE, SDCKE, SDA10 ¹⁰See the Engineer-to-Engineer Note "*Estimating Power Dissipation for ADSP-21368 SHARC Processors*" (EE-299) for further information.

¹¹Characterized, but not tested.

¹²Applies to all signal pins.

¹³Guaranteed, but not tested.

Clock Signals

The processors can use an external clock or a crystal. See the CLKIN pin description in Table 8 on Page 13. Programs can configure the processor to use its internal clock generator by connecting the necessary components to CLKIN and XTAL. Figure 8 shows the component connections used for a crystal operating in fundamental mode.

Note that the clock rate is achieved using a 25 MHz crystal and a PLL multiplier ratio 16:1 (CCLK:CLKIN achieves a clock speed of 400 MHz). To achieve the full core clock rate, programs need to configure the multiplier bits in the PMCTL register.



R2 SHOULD BE CHOSEN TO LIMIT CRYSTAL DRIVE POWER. REFER TO CRYSTAL MANUFACTURER'S SPECIFICATIONS

Figure 8. 400 MHz Operation (Fundamental Mode Crystal)

Reset

Table 14. Reset

Parameter		Min	Max	Unit
Timing Requirements				
t _{wrst} ¹	RESET Pulse Width Low	4t _{cK}		ns
t _{srst}	RESET Setup Before CLKIN Low	8		ns

¹ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100 μ s while $\overline{\text{RESET}}$ is low, assuming stable V_{DD} and CLKIN (not including start-up time of external clock oscillator).





Interrupts

The following timing specification applies to the FLAG0, FLAG1, and FLAG2 pins when they are configured as $\overline{IRQ0}$, $\overline{IRQ1}$, and $\overline{IRQ2}$ interrupts.

Table 15. Interrupts

Parameter		Min	Мах	Unit
Timing Requirem	ent			
t _{IPW}	IRQx Pulse Width	$2 \times t_{PCLK} + 2$		ns



Figure 10. Interrupts

Timer WDTH_CAP Timing

The following specification applies to Timer0, Timer1, and Timer2 in WDTH_CAP (pulse width count and capture) mode. Timer signals are routed to the DPI_P14-1 pins through the DPI SRU. Therefore, the specification provided in Table 18 is valid at the DPI_P14-1 pins.

Table 18. Timer Width Capture Timing

Parameter		Min	Max	Unit
Switching Characteristic				
t _{PWI}	Timer Pulse Width	$2 \times t_{PCLK}$	$2\times(2^{31}-1)\times t_{_{PCLK}}$	ns



Figure 13. Timer Width Capture Timing

Pin to Pin Direct Routing (DAI and DPI)

For direct pin connections only (for example, DAI_PB01_I to DAI_PB02_O).

Table 19. DAI/DPI Pin to Pin Routing

Parameter		Min	Мах	Unit
Timing Require	nent			
t _{DPIO}	Delay DAI/DPI Pin Input Valid to DAI/DPI Output Valid	1.5	12	ns



Figure 14. DAI/DPI Pin to Pin Direct Routing

Precision Clock Generator (Direct Pin Routing)

This timing is only valid when the SRU is configured such that the precision clock generator (PCG) takes its inputs directly from the DAI pins (via pin buffers) and sends its outputs directly to the DAI pins. For the other cases, where the PCG's inputs and outputs are not directly routed to/from DAI pins (via pin buffers) there is no timing data available. All timing parameters and switching characteristics apply to external DAI pins (DAI_P01-20).

Table 20. Precision Clock Generator (Direct Pin Routing)

Parameter		Min	Max	Unit
Timing Requ	irements			
t _{PCGIP}	Input Clock Period	$t_{\text{PCLK}} \times 4$		ns
t _{strig}	PCG Trigger Setup Before Falling Edge of PCG Input Clock	4.5		ns
t _{HTRIG}	PCG Trigger Hold After Falling Edge of PCG Input Clock	3		ns
Switching Ch	aracteristics			
t _{DPCGIO}	PCG Output Clock and Frame Sync Active Edge Delay After PCG Input Clock	2.5	10	ns
t _{DTRIGCLK}	PCG Output Clock Delay After PCG Trigger	$2.5 + (2.5 \times t_{PCGIP})$	$10 + (2.5 \times t_{PCGIP})$	ns
t _{DTRIGFS}	PCG Frame Sync Delay After PCG Trigger	$2.5 + ((2.5 + D - PH) \times t_{PCGIP})$	$10 + ((2.5 + D - PH) \times t_{PCGIP})$	ns
t _{PCGOW} 1	Output Clock Period	$2 \times t_{\text{PCGIP}} - 1$		ns
D = FSxDIV,	and PH = FSxPHASE. For more information, see the p	rocessor hardware reference, "P	recision Clock Generators" chap	oter.

¹ In normal mode.



Figure 15. Precision Clock Generator (Direct Pin Routing)

SDRAM Interface Enable/Disable Timing (166 MHz SDCLK)

|--|

Parameter		Min	Мах	Unit
Switching Characteristics				
t _{DSDC}	Command Disable After CLKIN Rise		$2 \times t_{\text{PCLK}} + 3$	ns
t _{ensdc}	Command Enable After CLKIN Rise	4.0		ns
t _{DSDCC}	SDCLK Disable After CLKIN Rise		8.5	ns
t _{ensdcc}	SDCLK Enable After CLKIN Rise	3.8		ns
t _{dsdca}	Address Disable After CLKIN Rise		9.2	ns
t _{ensdca}	Address Enable After CLKIN Rise	$2 \times t_{PCLK} - 4$	$4 \times t_{\text{PCLK}}$	ns

 1 For $f_{\rm \tiny CCLK}$ = 400 MHz (SDCLK ratio = 1:2.5).



Figure 18. SDRAM Interface Enable/Disable Timing

Memory Write

Use these specifications for asynchronous interfacing to memories. These specifications apply when the processors are the bus masters, accessing external memory space in asynchronous

Table 25. Memory Write

access mode. Note that timing for ACK, DATA, $\overline{\text{RD}}$, $\overline{\text{WR}}$, and strobe timing parameters only applies to asynchronous access mode.

Paramete	r	Min	Max	Unit
Timing Req	uirements			
t _{DAAK}	ACK Delay from Address, Selects ^{1, 2}		$t_{\text{SDCLK}} - 9.7 + W$	ns
t _{DSAK}	ACK Delay from $\overline{\text{WR}}$ Low ^{1,3}		W – 4.9	ns
Switching (Characteristics			
t _{DAWH}	Address, Selects to WR Deasserted ²	$t_{\text{SDCLK}} - 3.1 + W$		ns
t _{DAWL}	Address, Selects to WR Low ²	t _{SDCLK} – 2.7		ns
t _{ww}	WR Pulse Width	W – 1.3		ns
t _{DDWH}	Data Setup Before WR High	$t_{\text{SDCLK}} - 3.0 + W$		ns
t _{DWHA}	Address Hold After WR Deasserted	H + 0.15		ns
t _{DWHD}	Data Hold After WR Deasserted	H + 0.02		ns
t _{wwr}	WR High to WR, RD Low	$t_{\text{SDCLK}} - 1.5 + H$		ns
\mathbf{t}_{DDWR}	Data Disable Before RD Low	2t _{sDCLK} - 4.11		ns
t _{WDE}	Data Enabled to WR Low	t _{sdclk} - 3.5		ns
W = (numb	per of wait states specified in AMICTLx register) $ imes$	t _{sDCLK} .		

 $H = (number of hold cycles specified in AMICTLx register) \times t_{SDLK}$

¹ACK delay/setup: System must meet t_{DAAK}, or t_{DSAK}, for deassertion of ACK (low). For asynchronous assertion of ACK (high), user must meet t_{DAAK} or t_{DSAK}.

² The falling edge of \overline{MSx} is referenced.

³Note that timing for ACK, DATA, RD, WR, and strobe timing parameters only applies to asynchronous access mode.



Figure 20. Memory Write

Serial Ports

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width. Serial port signals SCLK, frame sync (FS), data channel A, data channel B are routed to the DAI_P20-1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI_P20-1 pins.

Table 28. Serial Ports-External Clock

		400 MHz 366 MHz 350 MHz		333 MHz		266 MHz		
Paramet	er	Min	Max	Min	Max	Min	Max	Unit
Timing R	equirements							
t _{sfse} 1	FS Setup Before SCLK (Externally Generated FS in Either Transmit or Receive Mode)	2.5		2.5		2.5		ns
t _{HFSE} ¹	FS Hold After SCLK (Externally Generated FS in Either Transmit or Receive Mode)	2.5		2.5		2.5		ns
t _{sDRE} ¹	Receive Data Setup Before Receive SCLK	1.9		2.0		2.5		ns
t_{HDRE}^{1}	Receive Data Hold After SCLK	2.5		2.5		2.5		ns
$\mathbf{t}_{\text{SCLKW}}$	SCLK Width	$(t_{_{PCLK}} \times 4) \div 2 - 0.5$		$(t_{_{PCLK}}\!\times 4)\div 2-0.5$		$(t_{_{PCLK}} \times 4) \div 2 - 0.5$		ns
\mathbf{t}_{SCLK}	SCLK Period	$t_{\text{PCLK}} \times 4$		$t_{\text{PCLK}} \times 4$		$t_{\text{PCLK}} \times 4$		ns
Switching	g Characteristics							
t_{DFSE}^2	FS Delay After SCLK (Internally Generated FS in Either Transmit or Receive Mode)		10.25		10.25		10.25	ns
t_{HOFSE}^2	FS Hold After SCLK (Internally Generated FS in Either Transmit or Receive Mode)	2		2		2		ns
t_{DDTE}^{2}	Transmit Data Delay After Transmit SCLK		7.8		9.6		9.8	ns
t_{HDTE}^{2}	Transmit Data Hold After Transmit SCLK	2		2		2		ns

¹Referenced to sample edge.

² Referenced to drive edge.

Input Data Port

The timing requirements for the IDP are given in Table 32. IDP signals SCLK, frame sync (FS), and SDATA are routed to the DAI_P20-1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI_P20-1 pins.

Table 32. IDP

Paramete	r	Min	Max	Unit
Timing Req	quirements			
t _{sisfs} 1	FS Setup Before SCLK Rising Edge	4		ns
t _{siHFS} ¹	FS Hold After SCLK Rising Edge	2.5		ns
t _{sisp} 1	SDATA Setup Before SCLK Rising Edge	2.5		ns
t _{sihd} 1	SDATA Hold After SCLK Rising Edge	2.5		ns
t _{IDPCLKW}	Clock Width	$(t_{PCLK} \times 4) \div 2$ -	- 1	ns
t _{IDPCLK}	Clock Period	$t_{\text{PCLK}} \times 4$		ns

¹ DATA, SCLK, FS can come from any of the DAI pins. SCLK and FS can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.



Figure 26. IDP Master Timing



Figure 29. SRC Serial Input Port Timing



Figure 43. Typical Output Rise/Fall Time (20% to 80%, $V_{DDEXT} = Min$)



Figure 44. Typical Output Rise/Fall Time (20% to 80%, V_{DDEXT} = Max)



Figure 45. SDCLK Typical Output Rise/Fall Time (20% to 80%, $V_{DDEXT} = Min$)



Figure 46. SDCLK Typical Output Rise/Fall Time (20% to 80%, V_{DDEXT} = Max)

256-BALL BGA_ED PINOUT

The following table shows the ADSP-2136x's pin names and their default function after reset (in parentheses).

	Table 45.	256-Ball BGA	ED Pin	Assignment	(Numerically	y b	y Ball Number)
--	-----------	--------------	--------	------------	--------------	-----	----------------

Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
A01	NC	B01	DAI_P05 (SD1A)	C01	DAI_P09 (SD2A)	D01	DAI_P10 (SD2B)
A02	TDI	B02	SDCLK1 ¹	C02	DAI_P07 (SCLK1)	D02	DAI_P06 (SD1B)
A03	TMS	B03	TRST	C03	GND	D03	GND
A04	CLK_CFG0	B04	ТСК	C04	V _{DDEXT}	D04	V _{DDEXT}
A05	CLK_CFG1	B05	BOOT_CFG0	C05	GND	D05	GND
A06	EMU	B06	BOOT_CFG1	C06	GND	D06	V _{DDEXT}
A07	DAI_P04 (SFS0)	B07	TDO	C07		D07	V _{DDINT}
A08	DAI_P01 (SD0A)	B08	DAI_P03 (SCLK0)	C08	GND	D08	GND
A09	DPI_P14 (TIMER1)	B09	DAI_P02 (SD0B)	C09	GND	D09	V _{DDEXT}
A10	DPI_P12 (TWI_CLK)	B10	DPI_P13 (TIMER0)	C10		D10	V _{DDINT}
A11	DPI_P10 (UARTORX)	B11	DPI_P11 (TWI_DATA)	C11	GND	D11	GND
A12	DPI_P09 (UART0TX)	B12	DPI_P08 (SPIFLG3)	C12	GND	D12	V _{DDEXT}
A13	DPI_P07 (SPIFLG2)	B13	DPI_P05 (SPIFLG0)	C13		D13	V _{DDINT}
A14	DPI_P06 (SPIFLG1)	B14	DPI_P04 (SPIDS)	C14	GND	D14	GND
A15	DPI_P03 (SPICLK)	B15	DPI_P01 (SPIMOSI)	C15	GND	D15	V _{DDEXT}
A16	DPI_P02 (SPIMISO)	B16	RESET	C16		D16	GND
A17	RESETOUT	B17	DATA30	C17		D17	V _{DDEXT}
A18	DATA31	B18	DATA29	C18		D18	GND
A19	NC	B19	DATA28	C19	DATA27	D19	DATA26
A20	NC	B20	NC	C20	NC/RPBA ²	D20	DATA24
E01	DAI_P11 (SD3A)	F01	DAI_P14 (SFS3)	G01	DAI_P15 (SD4A)	H01	DAI_P17 (SD5A)
E02	DAI_P08 (SFS1)	F02	DAI_P12 (SD3B)	G02	DAI_P13 (SCLK3)	H02	DAI_P16 (SD4B)
E03		F03	GND	G03	GND	H03	
E04		F04	GND	G04	V _{DDEXT}	H04	
E17	GND	F17	V _{DDEXT}	G17		H17	V _{DDEXT}
E18	GND	F18	GND	G18	V _{DDINT}	H18	GND
E19	DATA25	F19	GND/ID2 ²	G19	DATA22	H19	DATA19
E20	DATA23	F20	DATA21	G20	DATA20	H20	DATA18
J01	DAI_P19 (SCLK5)	K01	FLAG0	L01	FLAG2	M01	ACK
J02	DAI_P18 (SD5B)	K02	DAI_P20 (SFS5)	L02	FLAG1	M02	FLAG3
J03	GND	K03	GND	L03	V _{DDINT}	M03	GND
J04	GND	K04	V _{DDEXT}	L04	V _{DDINT}	M04	GND
J17	GND	K17		L17		M17	V _{DDEXT}
J18	GND	K18		L18		M18	GND
J19	GND/ID1 ²	K19	GND/ID0 ²	L19	DATA15	M19	DATA12
J20	DATA17	K20	DATA16	L20	DATA14	M20	DATA13

208-LEAD LQFP_EP PINOUT

The following table shows the ADSP-2136x's pin names and their default function after reset (in parentheses).

Lead									
No.	Signal								
1		43		85	V _{DDEXT}	127	V _{DDINT}	169	CLK_CFG0
2	DATA28	44	DATA4	86	GND	128	GND	170	BOOT_CFG0
3	DATA27	45	DATA5	87		129	V _{DDEXT}	171	CLK_CFG1
4	GND	46	DATA2	88	ADDR14	130	DAI_P19 (SCLK5)	172	EMU
5	V _{DDEXT}	47	DATA3	89	GND	131	DAI_P18 (SD5B)	173	BOOT_CFG1
6	DATA26	48	DATA0	90	V _{DDEXT}	132	DAI_P17 (SD5A)	174	TDO
7	DATA25	49	DATA1	91	ADDR15	133	DAI_P16 (SD4B)	175	DAI_P04 (SFS0)
8	DATA24	50	V _{DDEXT}	92	ADDR16	134	DAI_P15 (SD4A)	176	DAI_P02 (SD0B)
9	DATA23	51	GND	93	ADDR17	135	DAI_P14 (SFS3)	177	DAI_P03 (SCLK0)
10	GND	52		94	ADDR18	136	DAI_P13 (SCLK3)	178	DAI_P01 (SD0A)
11		53		95	GND	137	DAI_P12 (SD3B)	179	V _{DDEXT}
12	DATA22	54	GND	96	V _{DDEXT}	138		180	GND
13	DATA21	55	V _{DDEXT}	97	ADDR19	139	V _{DDEXT}	181	
14	DATA20	56	ADDR0	98	ADDR20	140	GND	182	GND
15	V _{DDEXT}	57	ADDR2	99	ADDR21	141		183	DPI_P14 (TIMER1)
16	GND	58	ADDR1	100	ADDR23	142	GND	184	DPI_P13 (TIMER0)
17	DATA19	59	ADDR4	101	ADDR22	143	DAI_P11 (SD3A)	185	DPI_P12 (TWI_CLK)
18	DATA18	60	ADDR3	102	MS1	144	DAI_P10 (SD2B)	186	DPI_P11 (TWI_DATA)
19		61	ADDR5	103	MS0	145	DAI_P08 (SFS1)	187	DPI_P10 (UARTORX)
20	GND	62	GND	104		146	DAI_P09 (SD2A)	188	DPI_P09 (UARTOTX)
21	DATA17	63		105		147	DAI_P06 (SD1B)	189	DPI_P08 (SPIFLG3)
22		64	GND	106	GND	148	DAI_P07 (SCLK1)	190	DPI_P07 (SPIFLG2)
23	GND	65	V _{DDEXT}	107	V _{DDEXT}	149	DAI_P05 (SD1A)	191	V _{DDEXT}
24		66	ADDR6	108	SDCAS	150	V _{DDEXT}	192	GND
25	GND	67	ADDR7	109	SDRAS	151	GND	193	
26	DATA16	68	ADDR8	110	SDCKE	152		194	GND
27	DATA15	69	ADDR9	111	SDWE	153	GND	195	DPI_P06 (SPIFLG1)
28	DATA14	70	ADDR10	112	WR	154	V _{DDINT}	196	DPI_P05 (SPIFLG0)
29	DATA13	71	GND	113	SDA10	155	GND	197	DPI_P04 (SPIDS)
30	DATA12	72		114	GND	156		198	DPI_P03 (SPICLK)
31	V _{DDEXT}	73	GND	115	V _{DDEXT}	157		199	DPI_P01 (SPIMOSI)
32	GND	74	V _{DDEXT}	116	SDCLK0	158		200	DPI_P02 (SPIMISO)
33		75	ADDR11	117	GND	159	GND	201	RESETOUT
34	GND	76	ADDR12	118		160		202	RESET
35	DATA11	77	ADDR13	119	RD	161		203	V _{DDEXT}
36	DATA10	78	GND	120	ACK	162		204	GND
37	DATA9	79		121	FLAG3	163	TDI	205	DATA30
38	DATA8	80	A _{vss}	122	FLAG2	164	TRST	206	DATA31
39	DATA7	81	A _{VDD}	123	FLAG1	165	ТСК	207	DATA29

Table 46. 208-Lead LQFP_EP Pin Assignment (Numerically by Lead Number)

PACKAGE DIMENSIONS

The ADSP-21367/ADSP-21368/ADSP-21369 processors are available in 256-ball RoHS compliant and leaded BGA_ED, and 208-lead RoHS compliant LQFP_EP packages.



COMPLIANT TO JEDEC STANDARDS MS-026-BJB-HD

NOTE:

THE EXPOSED PAD IS REQUIRED TO BE ELECTRICALLY AND THERMALLY CONNECTED TO VSS. THIS SHOULD BE IMPLEMENTED BY SOLDERING THE EXPOSED PAD TO A VSS PCB LAND THAT IS THE SAME SIZE AS THE EXPOSED PAD. THE VSS PCB LAND SHOULD BE ROBUSTLY CONNECTED TO THE VSS PLANE IN THE PCB WITH AN ARRAY OF THERMAL VIAS FOR BEST PERFORMANCE.

Figure 51. 208-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP_EP]

(SW-208-1)

Dimensions shown in millimeters