




Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	32MHz
Connectivity	EBI/EMI, I ² C, SIO, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	85
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	31K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f36camdfb-30

30.6.5	Slow Read Mode	779
30.7	Notes on Bus	780
30.7.1	Reading Data Flash	780
30.7.2	External Access Immediately after Writing to the SFRs	780
30.7.3	$\overline{\text{HOLD}}$	780
30.8	Notes on Programmable I/O Ports.....	781
30.8.1	Influence of $\overline{\text{SD}}$	781
30.9	Notes on Interrupts	782
30.9.1	Reading Address 00000h	782
30.9.2	SP Setting	782
30.9.3	$\overline{\text{NMI}}$ Interrupt	782
30.9.4	Changing an Interrupt Source	783
30.9.5	Rewriting the Interrupt Control Register	784
30.9.6	Instruction to Rewrite the Interrupt Control Register	784
30.9.7	$\overline{\text{INT}}$ Interrupt	785
30.9.8	IR bits in the USBINT0IC, USBINT1IC and USBRSMIC registers	785
30.10	Notes on the Watchdog Timer	786
30.11	Notes on DMAC.....	787
30.11.1	Write to the DMAE Bit in the DMiCON Register (i = 0 to 3)	787
30.11.2	Changing the DMA Request Source	787
30.12	Notes on Timer A.....	788
30.12.1	Common Notes on Multiple Modes	788
30.12.2	Timer A (Timer Mode)	789
30.12.3	Timer A (Event Counter Mode)	789
30.12.4	Timer A (One-Shot Timer Mode)	789
30.12.5	Timer A (Pulse Width Modulation Mode)	790
30.12.6	Timer A (Programmable Output Mode)	791
30.13	Notes on Timer B.....	792
30.13.1	Common Notes on Multiple Modes	792
30.13.2	Timer B (Timer Mode)	792
30.13.3	Timer B (Event Counter Mode)	792
30.13.4	Timer B (Pulse Period/Pulse Width Measurement Modes)	793
30.14	Notes on Three-Phase Motor Control Timer Function.....	794
30.14.1	Timer A and Timer B	794
30.14.2	Influence of $\overline{\text{SD}}$	794
30.15	Notes on Timer S.....	795
30.15.1	Register Access	795
30.15.2	Changing the G1IR Register	795
30.15.3	Changing Registers ICOCiIC and ICOCHjIC (i = 0, 1; j = 0 to 7)	797
30.15.4	Waveform Generation Function	797
30.16	Notes on Real-Time Clock.....	798

6.4 Operations

6.4.1 Status after Reset

The status of SFRs after reset depends on the reset type. See the Reset Value column in 4. "Special Function Registers (SFRs)". Table 6.7 lists Pin Status When $\overline{\text{RESET}}$ Pin Level is Low, Figure 6.2 shows CPU Register Status after Reset, and Figure 6.3 shows Reset Sequence.

Table 6.7 Pin Status When $\overline{\text{RESET}}$ Pin Level is Low

Pin Name	Status ⁽¹⁾	
	Single-chip mode (CNVSS = VSS)	Boot mode (CNVSS = VCC1, P5_5 = low)
P0	Input port	Input port
P1	Input port	Input port
P2, P3, P4_0 to P4_3	Input port	Input port
P4_4	Input port	Input port
P4_5 to P4_7	Input port	Input port
P5_0	Input port	$\overline{\text{CE}}$ input ⁽²⁾
P5_1	Input port	Input port
P5_2	Input port	Input port
P5_3	Input port	Input port
P5_4	Input port	Input port
P5_5	Input port	$\overline{\text{EPM}}$ input ⁽³⁾
P5_6	Input port	Input port
P5_7	Input port	Input port
P6 to P10	Input port	Input port

Notes:

1. The pin status shown here is when the internal power supply voltage has stabilized after power-on. The pin status is undefined until $t_d(\text{P-R})$ has elapsed after power-on.
2. Input a high-level signal.
3. Input a low-level signal.

Table 9.4 Selecting Clock Division Related Bits ⁽¹⁾

Division	CM1 Register	CM0 Register
	Bits CM17 to CM16	CM06 bit
No division ⁽²⁾	00b	0
Divide-by-2	01b	0
Divide-by-4	10b	0
Divide-by-8	–	1
Divide-by-16	11b	0

–: Any value from 00b to 11b

Notes:


1. While in high-speed mode, medium-speed mode, PLL operating mode, 125 kHz on-chip oscillator mode, or 125 kHz on-chip oscillator low power mode.
2. Select divide-by-1 (no division) in high-speed mode.

Table 9.5 Example Settings for 40 MHz On-Chip Oscillator Mode Division Related Bits

Division	CPU Clock Frequency	CM1 Register	CM0 Register
		Bits CM17 and CM16	CM06 bit
Divide-by-2	Approx. 20 MHz	00b (no division)	0
Divide-by-4	Approx. 10 MHz	01b (divide-by-2)	0
Divide-by-8	Approx. 5 MHz	10b (divide-by-4)	0
Divide-by-16	Approx. 2.5 MHz	–	1 (divide-by-8)
Divide-by-32	Approx. 1.25 MHz	11b (divide-by-16)	0

–: Any value from 00b to 11b

13.3.7 $\overline{\text{NMI}}/\overline{\text{SD}}$ Digital Filter Register (NMIDF)



Change the NMIDF register under the following conditions:

- The PM24 bit in the PM2 register is 0 ($\overline{\text{NMI}}$ interrupt disabled)
- Bits INV02 and INV03 in the INVC0 register are 0 (three-phase motor control timer function not used, three-phase motor control timer output disabled).

Once the PM24 bit is set to 1 ($\overline{\text{NMI}}$ interrupt enabled), it cannot be set to 0 by a program. Change the NMIDF register before setting the PM24 bit to 1.

16.4 Interrupts

Refer to operation examples for interrupt request generation timing.

For details on interrupt control, refer to 14.7 "Interrupt Control".

Table 16.11 DMAC Interrupt Related Registers

Address	Register	Symbol	Reset Value
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXX X000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXX X000b
0069h	DMA2 Interrupt Control Register	DM2IC	XXXX X000b
006Ah	DMA3 Interrupt Control Register	DM3IC	XXXX X000b

When the DMS bit or bits DSEL4 to DSEL0 in the DMiSL register are changed, the DMAS bit in the DMiCON sometimes becomes 1 (DMA requested) (i = 0 to 3). Therefore, set the DMAS bit to 0 (DMA not requested) after the DMS bit or bits DSEL4 to DSEL0 in the DMiSL register are changed. Refer to 14.13 "Notes on Interrupts" for more details.

17.5.6 Timer A (Programmable Output Mode)

17.5.6.1 Changing the Operating Mode

The IR bit becomes 1 when setting a timer operating mode with any of the following:

- Selecting PWM mode or programmable output mode after reset
- Changing the operating mode from timer mode to PWM mode or programmable output mode
- Changing the operating mode from event counter mode to PWM mode or programmable output mode

To use the timer Ai interrupt (IR bit), set the IR bit to 0 by a program after the changes listed above are made.

17.5.6.2 Stop While Counting

When setting the TAI_S bit to 0 (count stopped) during pulse output, the following occur:

When the POFS_i bit in the TAPOFS register is 0:

- Counting stops.
- When the TAI_{OUT} pin is high, the output level goes low.
- When the TAI_{OUT} pin is low, the output level remains unchanged.
- The IR bit remains unchanged.

When the POFS_i bit in the TAPOFS register is 1:

- Counting stops
- When the TAI_{OUT} pin output is low, the output level goes high.
- When the TAI_{OUT} pin output is high, the output level remains unchanged.
- The IR bit remains unchanged.

Event Counter Mode

Timer Bi Mode Register (i = 0 to 5)

Symbol		Address	Reset Value
TB0MR to TB2MR		033Bh to 033Dh	00XX 0000b
TB3MR to TB5MR		031Bh to 031Dh	00XX 0000b

b7	b6	b5	b4	b3	b2	b1	b0
			X			0	1

Bit Symbol	Bit Name	Function	RW
TMOD0	Operation mode select bit	b1 b0 0 1 : Event counter mode	RW
TMOD1			RW
MR0	Count polarity select bit	b3 b2 0 0 : Counts falling edges of an external signal	RW
MR1		0 1 : Counts rising edges of an external signal	RW
		1 0 : Counts falling and rising edges of an external signal	
— (b4)	No register bit. If necessary, set to 0. The read value is undefined.		—
MR3	Write 0 in event counter mode. The read value is undefined in event counter mode		RO
TCK0	Disabled in event counter mode. Set 0 or 1.		RW
TCK1	Event clock select bit	0 : Input from TBiIN pin 1 : Timer Bj (j = i - 1; however, j = 2 if i = 0, j = 5 if i = 3)	RW


MR1 and MR0 (Count polarity select bit) (b3-b2)

These bits are enabled when the TCK1 bit is 0 (input from TBiIN pin). When the TCK1 bit is 1 (timer Bj), these bits can be set to 0 or 1.

TCK1 (Event clock select bit) (b7)

When the TCK1 bit is 1, an event occurs when an interrupt request of timer Bj (j = i - 1; however, j = 2 if i = 0, j = 5 if i = 3) is generated. An event occurs while an interrupt is disabled because an interrupt request signal is generated regardless of the I flag, IPL, or interrupt control registers

19.2.9 Position-Data-Retain Function Control Register (PDRF)

Position-Data-Retain Function Control Register				
				
Symbol PDRF	Address 030Eh	Reset Value XXXX 0000b		
Bit Symbol	Bit Name	Function	RW	
PDRW	W-phase position data retain bit	Input level at IDW pin is retained. 0: Low level 1: High level	RO	
PDRV	V-phase position data retain bit	Input level at IDV pin is retained. 0: Low level 1: High level	RO	
PDRU	U-phase position data retain bit	Input level at IDU pin is retained. 0: Low level 1: High level	RO	
PDRT	Retain-trigger polarity select bit	Select polarity of a retain-trigger When the INV14 bit is 0 (active low): 0: Falling edge of high-side output signal 1: Rising edge of high-side output signal When the INV14 bit is 1 (active high): 0: Rising edge of high-side output signal 1: Falling edge of high-side output signal	RW	
— (b7-b4)	No register bits. If necessary, set to 0. The read value is undefined.		—	

This register is only enabled in three-phase mode.




Figure 21.1 Real-Time Clock Block Diagram

Table 21.2 I/O Port

Pin Name	I/O	Function
RTCCOUT	Output	Compare output




Figure 21.7 Count Start/Stop Operating Example

NCH (Data output select bit) (b5)

TXD2/SDA2 and SCL2 are N-channel open drain outputs. They cannot be set as CMOS outputs. Nothing is assigned to the NCH bit in the U2C0 register. If necessary, set this bit to 0.

This function is used to set the P-channel transistor of the CMOS output buffer always off, but not to change pins TXDi/SDAi and SCLi to open drain output completely.


Refer to the electrical characteristics for the input voltage range.

UFORM (Bit order select bit) (b7)

The UFORM bit is enabled when bits SMD2 to SMD0 in the UiMR register are 001b (clock synchronous serial I/O mode), or 101b (UART mode, 8-bit character data).

Set the UFORM bit to 1 when bits SMD2 to SMD0 are 010b (I²C mode), and to 0 when bits SMD2 to SMD0 are 100b (UART mode, 7-bit character data) or 110b (UART mode, 9-bit character data).

23.2.1 Peripheral Clock Select Register (PCLKR)



Write to the PCLKR register after setting the PRC0 bit in the PRCR register to 1 (write enabled).

23.3.6 Arbitration Lost

When all of the conditions below are met, the SDAMM pin signal level becomes low by an external device and the I²C interface determines that it has lost arbitration.

(a) Transmit/receive (one of the following)

- Slave address transmit (not an ACK clock) in master transmit mode or master receive mode
- Data transmit (not an ACK clock) in master transmit mode
- Start condition generated in master transmit mode or master receive mode
- Stop condition generated in master transmit mode or master receive mode

(b) Internal SDA output: High

(c) SDAMM pin level: Low (sampling at the rising edge of the clock of SCLMM pin.)

Figure 23.12 shows Operation Example When Arbitration Lost is Detected.




Figure 23.12 Operation Example When Arbitration Lost is Detected

EP6TS (Endpoint 6 transmit complete flag) (b4)

When the EP6TS bit becomes 1, an interrupt request is generated.

Condition to become 0:

- Write 0 to the EP6TS bit.

Condition to become 1:

- Transmit data from endpoint 6 to the host and receive an ACK.
(Writing 1 has no effect.)

EP6TR (Endpoint 6 transfer request flag) (b5)

When the EP6TR bit becomes 1, an interrupt request is generated.

Condition to become 0:

- Write 0 to the EP6TR bit.

Condition to become 1:

- No valid data is detected in the endpoint 6 transmit FIFO buffer when an IN token for endpoint 6 is received.
(Writing 1 has no effect.)

24.2.12 USB Interrupt Select Register 3 (USBISR3)

USB Interrupt Select Register 3 (USBISR3)			
Symbol USBISR3 Address D113h Reset Value XX00 0000b			
Bit Symbol	Bit Name	Function	RW
EP4FULLS	Endpoint 4 FIFO full status interrupt select bit	0: USB interrupt 0 1: USB interrupt 1	RW
EP5ALLEMPs	Endpoint 5 FIFO all empty interrupt select bit	0: USB interrupt 0 1: USB interrupt 1	RW
EP5EMPTYs	Endpoint 5 FIFO empty interrupt select bit	0: USB interrupt 0 1: USB interrupt 1	RW
EP5TRS	Endpoint 5 transfer request interrupt select bit	0: USB interrupt 0 1: USB interrupt 1	RW
EP6TSS	Endpoint 6 transmit complete interrupt select bit	0: USB interrupt 0 1: USB interrupt 1	RW
EP6TRS	Endpoint 6 transfer request interrupt select bit	0: USB interrupt 0 1: USB interrupt 1	RW
— (b7-b6)	No register bits. Should be written with 0 and read as undefined value.		—

Access the USBISR3 register in 8-bit units. Do not access this register in 16-bit units.

Condition to become 0:

- Transmit all data in the endpoint i ($i = 0, 2, 3, 5, 6$) transmit FIFO buffer.

Condition to become 1:

- Set data to the endpoint i transmit FIFO buffer and write 1 (transmit data determined) to the EP0IPKTE bit in the USBTRGj register.

24.2.22 USB Trigger Register 0 (USBTRG0)

USB Trigger Register 0 (USBTRG0)				
b7b6b5b4b3b2b1b0				

Access the USBTRG0 register in 8-bit units. Use the MOV instruction to access this register.

EP0SRDFN (Endpoint 0 S read complete trigger bit) (b2)

After the setup command is read from the endpoint 0 S reception FIFO buffer, set the EP0SRDFN bit to 1. If the USB module receives the data-stage transmit/receive request before the EP0SRDFN bit is set to 1, a NACK is returned. Values in registers USBEPDR0I and USBEPDR0O can be transmitted/received when setting this bit to 1 after the setup command is received. The endpoint 0 S reception FIFO buffer can receive data regardless of the EP0SRDFN bit value.

24.2.28 USB Stall Status Register j (USBSTLSRj) (j = 1, 2)

USB Stall Status Register 1 (USBSTLSR1)

b7 b6 b5 b4 b3 b2 b1 b0	Symbol USBSTLSR1	Address D1A9h	Reset Value X000 X000b
Bit Symbol	Bit Name	Function	RW
EP1STLST	Endpoint 1 internal stall status flag	0: Other than STALL state 1: STALL state	RO
EP2STLST	Endpoint 2 internal stall status flag	0: Other than STALL state 1: STALL state	RO
EP3STLST	Endpoint 3 internal stall status flag	0: Other than STALL state 1: STALL state	RO
— (b3)	No register bit. Should be written with 0 and read as undefined value.		—
EP1ASCE	Endpoint 1 automatic stall clear enable bit	0: Auto-clear disabled 1: Auto-clear enabled	RW
EP2ASCE	Endpoint 2 automatic stall clear enable bit	0: Auto-clear disabled 1: Auto-clear enabled	RW
EP3ASCE	Endpoint 3 automatic stall clear enable bit	0: Auto-clear disabled 1: Auto-clear enabled	RW
— (b7)	No register bit. Should be written with 0 and read as undefined value.		—

USB Stall Status Register 2 (USBSTLSR2)

b7 b6 b5 b4 b3 b2 b1 b0	Symbol USBSTLSR2	Address D1AAh	Reset Value X000 X000b
Bit Symbol	Bit Name	Function	RW
EP4STLST	Endpoint 4 internal stall status flag	0: Other than STALL state 1: STALL state	RO
EP5STLST	Endpoint 5 internal stall status flag	0: Other than STALL state 1: STALL state	RO
EP6STLST	Endpoint 6 internal stall status flag	0: Other than STALL state 1: STALL state	RO
— (b3)	No register bit. Should be written with 0 and read as undefined value.		—
EP4ASCE	Endpoint 4 automatic stall clear enable bit	0: Auto-clear disabled 1: Auto-clear enabled	RW
EP5ASCE	Endpoint 5 automatic stall clear enable bit	0: Auto-clear disabled 1: Auto-clear enabled	RW
EP6ASCE	Endpoint 6 automatic stall clear enable bit	0: Auto-clear disabled 1: Auto-clear enabled	RW
— (b7)	No register bit. Should be written with 0 and read as undefined value.		—

28.9.4 Standard Serial I/O Mode 1

In standard serial I/O mode 1, a serial programmer is connected to the MCU using clock synchronous serial I/O.

Table 28.21 Pin Functions (Flash Memory Standard Serial I/O Mode 1)

Pin	Name	I/O	Power Supply	Description
VCC1, VCC2, VSS	Power input		-	Apply the flash memory program and erase voltage to the VCC1 pin, and VCC2 to the VCC2 pin. The VCC application condition is that $VCC2 \leq VCC1$. Apply 0 V to the VSS pin.
CNVSS	CNVSS	I	VCC1	Connect to the VCC1 pin.
$\overline{RESET}$	Reset input	I	VCC1	Reset input pin.
XIN	Clock input	I	VCC1	Input a high-level signal to the XIN pin and open the XOUT pin when the main clock is not used. Connect a ceramic resonator or crystal between pins XIN and XOUT when the main clock is used. To input an externally generated clock, input it to the XIN pin and open the XOUT pin.
XOUT	Clock output	O		
UVCC	USB power supply input	I/O		Power supply pin for ATTACH, D+ and D-.
AVCC, AVSS	Analog power supply input			Connect the AVCC pin to VCC1 and the AVSS pin to VSS, respectively.
VREF	Reference voltage input	I		Reference voltage input pin for A/D converter. When using standard serial I/O mode 1, and power supply to VREF is not supplied, connect with VSS.
P0_0 to P0_7	Input port P0	I	VCC2	Input a high- or low-level signal or leave open.
P1_0 to P1_7	Input port P1	I	VCC2	Input a high- or low-level signal or leave open.
P2_0 to P2_7	Input port P2	I	VCC2	Input a high- or low-level signal or leave open.
P3_0 to P3_7	Input port P3	I	VCC2	Input a high- or low-level signal or leave open.
P4_0 to P4_7	Input port P4	I	VCC2	Input a high- or low-level signal or leave open.
P5_1 to P5_4, P5_6, P5_7	Input port P5	I	VCC2	Input a high- or low-level signal or leave open.
P5_0	$\overline{CE}$ input	I	VCC2	Input a high-level signal.
P5_5	EPM input	I	VCC2	Input a low-level signal.
P6_0 to P6_3	Input port P6	I	VCC1	Input a high- or low-level signal or leave open.
P6_4 / $\overline{RTS1}$	BUSY output	O	VCC1	BUSY signal output pin
P6_5/CLK1	SCLK input	I	VCC1	Serial clock input pin
P6_6 / RXD1	RXD input	I	VCC1	Serial data input pin.
P6_7 / TXD1	TXD output	O	VCC1	Serial data output pin.
P7_0 to P7_7	Input port P7	I	VCC1	Input a high- or low-level signal or leave open.
P8_0 to P8_7	Input port P8	I	VCC1	Input a high- or low-level signal or leave open.
P9_0 to P9_7	Input port P9	I	VCC1	Input a high- or low-level signal or leave open.
P10_0 to P10_7	Input port P10	I	VCC1	Input a high- or low-level signal or leave open.




Figure 30.14 ADST Bit Operation

30.20.12 ϕ_{AD}

Divide f_{AD} so ϕ_{AD} conforms to the standard frequency.

In particular, consider the maximum and minimum values of f_{OCO40M} when the CKS3 bit in the ADCON2 register is 1 (f_{OCO40M} is f_{AD}).

N

NMIDF 183, 202

O

OFS1 52, 228, 686
ONSF 263

P

P0 to P10 181
PCLKR 96, 255, 304, 449, 516
PCR 180, 201, 628
PD0 to PD10 182
PDRF 340
PFCR 341
PLC0 97
PLCF 99
PM0 50, 89, 139
PM1 140
PM2 100, 192
PPWFS1, PPWFS2 307
PRCR 45
PRG2C 142
PUR0 177
PUR1 178
PUR2 179
PWMFS 258

R

RMAD0 to RMAD3 200
RSTFR 51
RTCCHR 429
RTCCIC 193
RTCCMIN 428
RTCCR1 422
RTCCR2 424
RTCCSEC 427
RTCCSR 426
RTCHR 420
RTCMIN 419
RTCSEC 418
RTCTIC 193
RTCWK 421

S

S00 517
S0D0 to S0D2 518
S0RIC to S2RIC 193
S0TIC to S2TIC 193
S10 530
S11 535
S1D0 519
S20 521
S2D0 523
S3D0 524
S3TIC 193
S4D0 528
S4RIC 193

S4TIC 193
S5RIC to S3RIC 193
S5TIC 193
SAR0 to SAR3 236
SCLDAIC 193

T

TA0 to TA4 261
TA0IC to TA4IC 193
TA0MR to TA4MR 266
TA1, TA2, TA4 332
TA11, TA21, TA41 262, 332
TABSR 262, 310
TACS0 to TACS2 257
TAOW 260
TAPOFS 259
TB0 to TB5 305
TB01 306
TB0IC to TB2IC 193
TB0MR 311
TB11 306
TB1MR 311
TB2 332
TB21 306
TB2MR 311
TB2SC 339, 627
TB31 306
TB3IC 193
TB3MR 311
TB41 306
TB4IC 193
TB4MR 311
TB51 306
TB5IC 193
TB5MR 311
TBCS0 to TBCS3 308
TBSR 310
TCKDIVC0 256, 309
TCR0 to TCR3 237
TPRC 341
TRGSR 264

U

U0BCNIC 193
U0BRG to U5BRG 451
U0C0 to U5C0 452
U0C1 to U5C1 454
U0MR to U5MR 450
U0RB to U5RB 455
U0SMR to U5SMR 462
U0SMR2 to U5SMR2 461
U0SMR3 to U5SMR3 460
U0SMR4 to U5SMR4 458
U0TB to U5TB 451
U1BCNIC 193
U3BCNIC 193
U4BCNIC 193
U5BCNIC 193
UCLKSEL0 449
UCON 457