



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M4   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 100MHz  |
| Connectivity               | CANbus, EBI/EMI, I²C, IrDA, SD, SPI, UART/USART, USB, USB OTG   |
| Peripherals                | DMA, I²S, LVD, POR, PWM, WDT  |
| Number of I/O              | 100   |
| Program Memory Size        | 512KB (512K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 128K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V  |
| Data Converters            | A/D 42x16b; D/A 2x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 144-LQFP  |
| Supplier Device Package    | 144-LQFP (20x20)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk20dn512vlq10">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk20dn512vlq10</a> |

|  |    |                         |    |
|--|----|-------------------------|----|
| 8.1 K20 signal multiplexing and pin assignments..... | 72 | 9 Revision history..... | 80 |
| 8.2 K20 pinouts.....                                 | 78 |                         |    |

| Field | Description                 | Values  |
|-------|-----------------------------|---|
| FFF   | Program flash memory size   | <ul style="list-style-type: none"> <li>• 32 = 32 KB</li> <li>• 64 = 64 KB</li> <li>• 128 = 128 KB</li> <li>• 256 = 256 KB</li> <li>• 512 = 512 KB</li> <li>• 1M0 = 1 MB</li> <li>• 2M0 = 2 MB</li> </ul>  |
| R     | Silicon revision            | <ul style="list-style-type: none"> <li>• Z = Initial</li> <li>• (Blank) = Main</li> <li>• A = Revision after main</li> </ul>  |
| T     | Temperature range (°C)      | <ul style="list-style-type: none"> <li>• V = -40 to 105</li> <li>• C = -40 to 85</li> </ul>   |
| PP    | Package identifier          | <ul style="list-style-type: none"> <li>• FM = 32 QFN (5 mm x 5 mm)</li> <li>• FT = 48 QFN (7 mm x 7 mm)</li> <li>• LF = 48 LQFP (7 mm x 7 mm)</li> <li>• LH = 64 LQFP (10 mm x 10 mm)</li> <li>• MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>• LK = 80 LQFP (12 mm x 12 mm)</li> <li>• LL = 100 LQFP (14 mm x 14 mm)</li> <li>• MC = 121 MAPBGA (8 mm x 8 mm)</li> <li>• LQ = 144 LQFP (20 mm x 20 mm)</li> <li>• MD = 144 MAPBGA (13 mm x 13 mm)</li> <li>• MJ = 256 MAPBGA (17 mm x 17 mm)</li> </ul> |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"> <li>• 5 = 50 MHz</li> <li>• 7 = 72 MHz</li> <li>• 10 = 100 MHz</li> <li>• 12 = 120 MHz</li> <li>• 15 = 150 MHz</li> </ul>  |
| N     | Packaging type              | <ul style="list-style-type: none"> <li>• R = Tape and reel</li> <li>• (Blank) = Trays</li> </ul>  |

## 2.4 Example

This is an example part number:


MK20DN512ZVMD10

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

## 3.6 Relationship between ratings and operating requirements



## 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

| Board type        | Symbol           | Description   | 144 LQFP | 144 MAPBGA | Unit | Notes             |
|-------------------|------------------|---|----------|------------|------|-------------------|
| Four-layer (2s2p) | $R_{\theta JA}$  | Thermal resistance, junction to ambient (natural convection)                                    | 36       | 29         | °C/W | <a href="#">1</a> |
| Single-layer (1s) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 36       | 38         | °C/W | <a href="#">1</a> |
| Four-layer (2s2p) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 30       | 25         | °C/W | <a href="#">1</a> |
| —                 | $R_{\theta JB}$  | Thermal resistance, junction to board   | 24       | 16         | °C/W | <a href="#">2</a> |
| —                 | $R_{\theta JC}$  | Thermal resistance, junction to case  | 9        | 9          | °C/W | <a href="#">3</a> |
| —                 | $\Psi_{JT}$      | Thermal characterization parameter, junction to package top outside center (natural convection) | 2        | 2          | °C/W | <a href="#">4</a> |

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

## 6.3.1 MCG specifications

**Table 15. MCG specifications**

| Symbol                   | Description  | Min.  | Typ.      | Max.    | Unit        | Notes |
|--------------------------|--|---|-----------|---------|-------------|-------|
| $f_{ints\_ft}$           | Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C                           | —   | 32.768    | —       | kHz         |       |
| $f_{ints\_t}$            | Internal reference frequency (slow clock) — user trimmed   | 31.25   | —         | 39.0625 | kHz         |       |
| $\Delta f_{dco\_res\_t}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM | —   | ± 0.3     | ± 0.6   | % $f_{dco}$ | 1     |
| $\Delta f_{dco\_res\_t}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only        | —   | ± 0.2     | ± 0.5   | % $f_{dco}$ | 1     |
| $\Delta f_{dco\_t}$      | Total deviation of trimmed average DCO output frequency over voltage and temperature                           | —   | +0.5/-0.7 | ± 3     | % $f_{dco}$ | 1,    |
| $\Delta f_{dco\_t}$      | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C     | —   | ± 0.3     | ± 3     | % $f_{dco}$ | 1     |
| $f_{intf\_ft}$           | Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C                            | —   | 4         | —       | MHz         |       |
| $f_{intf\_t}$            | Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C                              | 3   | —         | 5       | MHz         |       |
| $f_{loc\_low}$           | Loss of external clock minimum frequency — RANGE = 00  | (3/5) × $f_{ints\_t}$                             | —         | —       | kHz         |       |
| $f_{loc\_high}$          | Loss of external clock minimum frequency — RANGE = 01, 10, or 11   | (16/5) × $f_{ints\_t}$                            | —         | —       | kHz         |       |
| <b>FLL</b>               |  |   |           |         |             |       |
| $f_{fill\_ref}$          | FLL reference frequency range  | 31.25   | —         | 39.0625 | kHz         |       |
| $f_{dco}$                | DCO output frequency range   | Low range (DRS=00)<br>640 × $f_{fill\_ref}$       | 20        | 20.97   | 25          | MHz   |
|                          |  | Mid range (DRS=01)<br>1280 × $f_{fill\_ref}$      | 40        | 41.94   | 50          | MHz   |
|                          |  | Mid-high range (DRS=10)<br>1920 × $f_{fill\_ref}$ | 60        | 62.91   | 75          | MHz   |
|                          |  | High range (DRS=11)<br>2560 × $f_{fill\_ref}$     | 80        | 83.89   | 100         | MHz   |
| $f_{dco\_t\_DMX32}$      | DCO output frequency   | Low range (DRS=00)<br>732 × $f_{fill\_ref}$       | —         | 23.99   | —           | MHz   |
|                          |  | Mid range (DRS=01)<br>1464 × $f_{fill\_ref}$      | —         | 47.97   | —           | MHz   |
|                          |  | Mid-high range (DRS=10)<br>2197 × $f_{fill\_ref}$ | —         | 71.99   | —           | MHz   |
|                          |  | High range (DRS=11)<br>2929 × $f_{fill\_ref}$     | —         | 95.98   | —           | MHz   |

Table continues on the next page...

**Table 15. MCG specifications (continued)**

| Symbol             | Description  | Min.       | Typ. | Max.   | Unit          | Notes |
|--------------------|--|------------|------|--|---------------|-------|
| $J_{cyc\_fll}$     | FLL period jitter  | —          | 180  | —  | ps            |       |
|                    | • $f_{DCO} = 48 \text{ MHz}$   | —          | 150  | —  |               |       |
|                    | • $f_{DCO} = 98 \text{ MHz}$   | —          |      |  |               |       |
| $t_{fll\_acquire}$ | FLL target frequency acquisition time  | —          | —    | 1  | ms            | 6     |
| PLL                |  |            |      |  |               |       |
| $f_{vco}$          | VCO operating frequency  | 48.0       | —    | 100  | MHz           |       |
| $I_{pll}$          | PLL operating current  | —          | 1060 | —  | $\mu\text{A}$ | 7     |
|                    | • PLL @ 96 MHz ( $f_{osc\_hi\_1} = 8 \text{ MHz}$ , $f_{pll\_ref} = 2 \text{ MHz}$ , VDIV multiplier = 48) | —          |      |  |               |       |
| $I_{pll}$          | PLL operating current  | —          | 600  | —  | $\mu\text{A}$ | 7     |
|                    | • PLL @ 48 MHz ( $f_{osc\_hi\_1} = 8 \text{ MHz}$ , $f_{pll\_ref} = 2 \text{ MHz}$ , VDIV multiplier = 24) | —          |      |  |               |       |
| $f_{pll\_ref}$     | PLL reference frequency range  | 2.0        | —    | 4.0  | MHz           |       |
| $J_{cyc\_pll}$     | PLL period jitter (RMS)  | —          | 120  | —  | ps            |       |
|                    | • $f_{vco} = 48 \text{ MHz}$   | —          | 50   | —  | ps            |       |
|                    | • $f_{vco} = 100 \text{ MHz}$  | —          |      |  |               |       |
| $J_{acc\_pll}$     | PLL accumulated jitter over 1 $\mu\text{s}$ (RMS)  | —          | 1350 | —  | ps            | 8     |
|                    | • $f_{vco} = 48 \text{ MHz}$   | —          | 600  | —  | ps            |       |
| $D_{lock}$         | Lock entry frequency tolerance   | $\pm 1.49$ | —    | $\pm 2.98$                                       | %             |       |
| $D_{unl}$          | Lock exit frequency tolerance  | $\pm 4.47$ | —    | $\pm 5.97$                                       | %             |       |
| $t_{pll\_lock}$    | Lock detector detection time   | —          | —    | $150 \times 10^{-6}$<br>+ $1075(1/f_{pll\_ref})$ | s             | 9     |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{dcos\_t}$ ) over voltage and temperature should be considered.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
7. Excludes any oscillator currents that are also consuming power while PLL is in operation.
8. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
9. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 6.3.2 Oscillator electrical specifications


This section provides the electrical characteristics of the module.

### 6.3.2.1 Oscillator DC electrical specifications

**Table 16. Oscillator DC electrical specifications**

| Symbol      | Description  | Min. | Typ. | Max. | Unit      | Notes |
|-------------|--|------|------|------|-----------|-------|
| $V_{DD}$    | Supply voltage   | 1.71 | —    | 3.6  | V         |       |
| $I_{DDOSC}$ | Supply current — low-power mode (HGO=0)                    |      |      |      |           |       |
|             | • 32 kHz   | —    | 500  | —    | nA        |       |
|             | • 4 MHz  | —    | 200  | —    | $\mu$ A   |       |
|             | • 8 MHz (RANGE=01)   | —    | 300  | —    | $\mu$ A   |       |
|             | • 16 MHz   | —    | 950  | —    | $\mu$ A   |       |
|             | • 24 MHz   | —    | 1.2  | —    | mA        |       |
|             | • 32 MHz   | —    | 1.5  | —    | mA        |       |
| $I_{DDOSC}$ | Supply current — high gain mode (HGO=1)                    |      |      |      |           |       |
|             | • 32 kHz   | —    | 25   | —    | $\mu$ A   |       |
|             | • 4 MHz  | —    | 400  | —    | $\mu$ A   |       |
|             | • 8 MHz (RANGE=01)   | —    | 500  | —    | $\mu$ A   |       |
|             | • 16 MHz   | —    | 2.5  | —    | mA        |       |
|             | • 24 MHz   | —    | 3    | —    | mA        |       |
|             | • 32 MHz   | —    | 4    | —    | mA        |       |
| $C_x$       | EXTAL load capacitance                                     | —    | —    | —    |           | 2, 3  |
| $C_y$       | XTAL load capacitance                                      | —    | —    | —    |           | 2, 3  |
| $R_F$       | Feedback resistor — low-frequency, low-power mode (HGO=0)  | —    | —    | —    | $M\Omega$ | 2, 4  |
|             | Feedback resistor — low-frequency, high-gain mode (HGO=1)  | —    | 10   | —    | $M\Omega$ |       |
|             | Feedback resistor — high-frequency, low-power mode (HGO=0) | —    | —    | —    | $M\Omega$ |       |
|             | Feedback resistor — high-frequency, high-gain mode (HGO=1) | —    | 1    | —    | $M\Omega$ |       |
| $R_S$       | Series resistor — low-frequency, low-power mode (HGO=0)    | —    | —    | —    | $k\Omega$ |       |
|             | Series resistor — low-frequency, high-gain mode (HGO=1)    | —    | 200  | —    | $k\Omega$ |       |
|             | Series resistor — high-frequency, low-power mode (HGO=0)   | —    | —    | —    | $k\Omega$ |       |
|             | Series resistor — high-frequency, high-gain mode (HGO=1)   | —    | 0    | —    | $k\Omega$ |       |

Table continues on the next page...

**Figure 9. EEPROM backup writes to FlexRAM**

## 6.4.2 EzPort switching specifications

**Table 24. EzPort switching specifications**

| Num  | Description  | Min.                   | Max.        | Unit |
|------|--|------------------------|-------------|------|
|      | Operating voltage  | 1.71                   | 3.6         | V    |
| EP1  | EZP_CK frequency of operation (all commands except READ) | —                      | $f_{SYS}/2$ | MHz  |
| EP1a | EZP_CK frequency of operation (READ command)             | —                      | $f_{SYS}/8$ | MHz  |
| EP2  | EZP_CS negation to next EZP_CS assertion                 | $2 \times t_{Ezp\_CK}$ | —           | ns   |
| EP3  | EZP_CS input valid to EZP_CK high (setup)                | 5                      | —           | ns   |
| EP4  | EZP_CK high to EZP_CS input invalid (hold)               | 5                      | —           | ns   |
| EP5  | EZP_D input valid to EZP_CK high (setup)                 | 2                      | —           | ns   |
| EP6  | EZP_CK high to EZP_D input invalid (hold)                | 5                      | —           | ns   |
| EP7  | EZP_CK low to EZP_Q output valid                         | —                      | 16          | ns   |
| EP8  | EZP_CK low to EZP_Q output invalid (hold)                | 0                      | —           | ns   |
| EP9  | EZP_CS negation to EZP_Q tri-state                       | —                      | 12          | ns   |

**Table 29. 16-bit ADC with PGA operating conditions (continued)**

| Symbol     | Description         | Conditions   | Min.   | Typ. <sup>1</sup> | Max. | Unit | Notes |
|------------|---------------------|--|--------|-------------------|------|------|-------|
| $C_{rate}$ | ADC conversion rate | ≤ 13 bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled<br>Peripheral clock = 50 MHz | 18.484 | —                 | 450  | Ksps | 7     |
|            |                     | 16 bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled<br>Peripheral clock = 50 MHz   | 37.037 | —                 | 250  | Ksps | 8     |

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25°C,  $f_{ADCK} = 6$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. ADC must be configured to use the internal voltage reference (VREF\_OUT)
3. PGA reference is internally connected to the VREF\_OUT pin. If the user wishes to drive VREF\_OUT with a voltage other than the output of the VREF module, the VREF module must be disabled.
4. For single ended configurations the input impedance of the driven input is  $R_{PGAD}/2$
5. The analog source resistance ( $R_{AS}$ ), external to MCU, should be kept as minimum as possible. Increased  $R_{AS}$  causes drop in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of 1.25μs time should be allowed for  $F_{in}=4$  kHz at 16-bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at 8 MHz ADC clock.
7. ADC clock = 18 MHz, ADLSMP = 1, ADLST = 00, ADHSC = 1
8. ADC clock = 12 MHz, ADLSMP = 1, ADLST = 01, ADHSC = 1

#### 6.6.1.4 16-bit ADC with PGA characteristics with Chop enabled (ADC\_PGA[PGACHPb] =0)

**Table 30. 16-bit ADC with PGA characteristics**


| Symbol         | Description      | Conditions                                   | Min.   | Typ. <sup>1</sup> | Max. | Unit | Notes |
|----------------|------------------|--|--|-------------------|------|------|-------|
| $I_{DDA\_PGA}$ | Supply current   | Low power (ADC_PGA[PGALPb]=0)                | —  | 420               | 644  | μA   | 2     |
| $I_{DC\_PGA}$  | Input DC current |  | $\frac{2}{R_{PGAD}} \left( \frac{(V_{REFPGA} \times 0.583) - V_{CM}}{(\text{Gain}+1)} \right)$ |                   |      | A    | 3     |
|                |                  | Gain =1, $V_{REFPGA}=1.2$ V, $V_{CM}=0.5$ V  | —  | 1.54              | —    | μA   |       |
|                |                  | Gain =64, $V_{REFPGA}=1.2$ V, $V_{CM}=0.1$ V | —  | 0.57              | —    | μA   |       |

Table continues on the next page...

**Table 31. Comparator and 6-bit DAC electrical specifications (continued)**

| Symbol      | Description  | Min.           | Typ. | Max. | Unit             |
|-------------|--|----------------|------|------|------------------|
| $V_H$       | Analog comparator hysteresis <sup>1</sup> <ul style="list-style-type: none"> <li>• CR0[HYSTCTR] = 00</li> <li>• CR0[HYSTCTR] = 01</li> <li>• CR0[HYSTCTR] = 10</li> <li>• CR0[HYSTCTR] = 11</li> </ul> | —              | 5    | —    | mV               |
| $V_{CMPOh}$ | Output high  | $V_{DD} - 0.5$ | —    | —    | V                |
| $V_{CMPOl}$ | Output low   | —              | —    | 0.5  | V                |
| $t_{DHS}$   | Propagation delay, high-speed mode (EN=1, PMODE=1)   | 20             | 50   | 200  | ns               |
| $t_{DLS}$   | Propagation delay, low-speed mode (EN=1, PMODE=0)  | 80             | 250  | 600  | ns               |
|             | Analog comparator initialization delay <sup>2</sup>  | —              | —    | 40   | μs               |
| $I_{DAC6b}$ | 6-bit DAC current adder (enabled)  | —              | 7    | —    | μA               |
| INL         | 6-bit DAC integral non-linearity   | -0.5           | —    | 0.5  | LSB <sup>3</sup> |
| DNL         | 6-bit DAC differential non-linearity   | -0.3           | —    | 0.3  | LSB              |

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ -0.6 V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$



**Figure 19. Offset at half scale vs. temperature**

#### 6.6.4 Voltage reference electrical specifications

**Table 34. VREF full-range operating requirements**

| Symbol    | Description             | Min.                                      | Max. | Unit | Notes |
|-----------|-------------------------|---|------|------|-------|
| $V_{DDA}$ | Supply voltage          | 1.71                                      | 3.6  | V    |       |
| $T_A$     | Temperature             | Operating temperature range of the device |      | °C   |       |
| $C_L$     | Output load capacitance | 100                                       |      | nF   | 1, 2  |

1.  $C_L$  must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
2. The load capacitance should not exceed +/-25% of the nominal specified  $C_L$  value over the operating temperature range of the device.

**Table 35. VREF full-range operating behaviors**

| Symbol            | Description   | Min.   | Typ.  | Max.   | Unit    | Notes |
|-------------------|---|--------|-------|--------|---------|-------|
| $V_{out}$         | Voltage reference output with factory trim at nominal $V_{DDA}$ and temperature=25C | 1.1915 | 1.195 | 1.1977 | V       |       |
| $V_{out}$         | Voltage reference output — factory trim   | 1.1584 | —     | 1.2376 | V       |       |
| $V_{out}$         | Voltage reference output — user trim  | 1.193  | —     | 1.197  | V       |       |
| $V_{step}$        | Voltage reference trim step   | —      | 0.5   | —      | mV      |       |
| $V_{tdrift}$      | Temperature drift (Vmax -Vmin across the full temperature range)                    | —      | —     | 80     | mV      |       |
| $I_{bg}$          | Bandgap only current  | —      | —     | 80     | $\mu A$ | 1     |
| $I_{lp}$          | Low-power buffer current  | —      | —     | 360    | $\mu A$ | 1     |
| $I_{hp}$          | High-power buffer current   | —      | —     | 1      | mA      | 1     |
| $\Delta V_{LOAD}$ | Load regulation<br>• current = $\pm 1.0$ mA   | —      | 200   | —      | $\mu V$ | 1, 2  |
| $T_{stup}$        | Buffer startup time   | —      | —     | 100    | $\mu s$ |       |
| $V_{vdrift}$      | Voltage drift (Vmax -Vmin across the full voltage range)                            | —      | 2     | —      | mV      | 1     |

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

**Table 36. VREF limited-range operating requirements**

| Symbol | Description | Min. | Max. | Unit        | Notes |
|--------|-------------|------|------|-------------|-------|
| $T_A$  | Temperature | 0    | 50   | $^{\circ}C$ |       |

**Table 37. VREF limited-range operating behaviors**

| Symbol    | Description                                | Min.  | Max.  | Unit | Notes |
|-----------|--|-------|-------|------|-------|
| $V_{out}$ | Voltage reference output with factory trim | 1.173 | 1.225 | V    |       |


## 6.7 Timers

See [General switching specifications](#).

## 6.8 Communication interfaces

**Table 43. Slave mode DSPI timing (full voltage range) (continued)**

| Num  | Description                              | Min.               | Max.              | Unit |
|------|--|--------------------|-------------------|------|
| DS9  | DSPI_SCK input cycle time                | $8 \times t_{BUS}$ | —                 | ns   |
| DS10 | DSPI_SCK input high/low time             | $(t_{SCK}/2) - 4$  | $(t_{SCK}/2) + 4$ | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid              | —                  | 24                | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid            | 0                  | —                 | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup         | 3.2                | —                 | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold          | 7                  | —                 | ns   |
| DS15 | DSPI_SS active to DSPI_SOUT driven       | —                  | 19                | ns   |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | —                  | 19                | ns   |


**Figure 23. DSPI classic SPI timing — slave mode**

### 6.8.7 Inter-Integrated Circuit Interface ( $I^2C$ ) timing

**Table 44.  $I^2C$  timing**

| Characteristic  | Symbol        | Standard Mode    |                   | Fast Mode                  |                  | Unit    |
|---|---------------|------------------|-------------------|----------------------------|------------------|---------|
|   |               | Minimum          | Maximum           | Minimum                    | Maximum          |         |
| SCL Clock Frequency   | $f_{SCL}$     | 0                | 100               | 0                          | 400              | kHz     |
| Hold time (repeated) START condition.<br>After this period, the first clock pulse is generated. | $t_{HD; STA}$ | 4                | —                 | 0.6                        | —                | $\mu s$ |
| LOW period of the SCL clock   | $t_{LOW}$     | 4.7              | —                 | 1.3                        | —                | $\mu s$ |
| HIGH period of the SCL clock  | $t_{HIGH}$    | 4                | —                 | 0.6                        | —                | $\mu s$ |
| Set-up time for a repeated START condition  | $t_{SU; STA}$ | 4.7              | —                 | 0.6                        | —                | $\mu s$ |
| Data hold time for $I^2C$ bus devices   | $t_{HD; DAT}$ | 0 <sup>1</sup>   | 3.45 <sup>2</sup> | 0 <sup>3</sup>             | 0.9 <sup>1</sup> | $\mu s$ |
| Data set-up time  | $t_{SU; DAT}$ | 250 <sup>4</sup> | —                 | 100 <sup>2, 5</sup>        | —                | ns      |
| Rise time of SDA and SCL signals  | $t_r$         | —                | 1000              | $20 + 0.1C_b$ <sup>6</sup> | 300              | ns      |

Table continues on the next page...




**Figure 26. I2S/SAI timing — master modes**

**Table 47. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes  
(limited voltage range)**

| Num. | Characteristic   | Min. | Max.     | Unit        |
|------|--|------|----------|-------------|
|      | Operating voltage  | 2.7  | 3.6      | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)   | 80   | —        | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)   | 45%  | 55%      | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK   | 4.5  | —        | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 2    | —        | ns          |
| S15  | I2S_TX_BCLK to I2S_TxD/I2S_TX_FS output valid <ul style="list-style-type: none"> <li>• Multiple SAI Synchronous mode</li> <li>• All other modes</li> </ul> | —    | 21<br>15 | ns          |
| S16  | I2S_TX_BCLK to I2S_TxD/I2S_TX_FS output invalid  | 0    | —        | ns          |
| S17  | I2S_RXD setup before I2S_RX_BCLK   | 4.5  | —        | ns          |
| S18  | I2S_RXD hold after I2S_RX_BCLK   | 2    | —        | ns          |
| S19  | I2S_TX_FS input assertion to I2S_TxD output valid <sup>1</sup>   | —    | 25       | ns          |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




**Figure 28. I2S/SAI timing — master modes**

**Table 49. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range)**

| Num. | Characteristic   | Min. | Max.       | Unit        |
|------|--|------|------------|-------------|
|      | Operating voltage  | 1.71 | 3.6        | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)   | 80   | —          | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)   | 45%  | 55%        | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK   | 5.8  | —          | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 2    | —          | ns          |
| S15  | I2S_TX_BCLK to I2S_TxD/I2S_TX_FS output valid <ul style="list-style-type: none"> <li>• Multiple SAI Synchronous mode</li> <li>• All other modes</li> </ul> | —    | 24<br>20.6 | ns          |
| S16  | I2S_TX_BCLK to I2S_TxD/I2S_TX_FS output invalid  | 0    | —          | ns          |
| S17  | I2S_RXD setup before I2S_RX_BCLK   | 5.8  | —          | ns          |
| S18  | I2S_RXD hold after I2S_RX_BCLK   | 2    | —          | ns          |
| S19  | I2S_TX_FS input assertion to I2S_TxD output valid <sup>1</sup>   | —    | 25         | ns          |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear



**Figure 30. I2S/SAI timing — master modes**

**Table 51. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)**

| Num. | Characteristic   | Min. | Max. | Unit        |
|------|--|------|------|-------------|
|      | Operating voltage  | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                     | 250  | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)           | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 30   | —    | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 3    | —    | ns          |
| S15  | I2S_TX_BCLK to I2S_TxD/I2S_TX_FS output valid                  | —    | 63   | ns          |
| S16  | I2S_TX_BCLK to I2S_TxD/I2S_TX_FS output invalid                | 0    | —    | ns          |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 30   | —    | ns          |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 2    | —    | ns          |
| S19  | I2S_TX_FS input assertion to I2S_TxD output valid <sup>1</sup> | —    | 72   | ns          |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

| 144<br>LQFP | 144<br>MAP<br>BGA | Pin Name         | Default                            | ALT0                               | ALT1             | ALT2      | ALT3                        | ALT4         | ALT5 | ALT6            | ALT7        | EzPort |
|-------------|-------------------|------------------|------------------------------------|------------------------------------|------------------|-----------|-----------------------------|--------------|------|-----------------|-------------|--------|
| 73          | M11               | PTA19            | XTAL0                              | XTAL0                              | PTA19            |           | FTM1_FLT0                   | FTM_CLKIN1   |      | LPTMR0_<br>ALT1 |             |        |
| 74          | L12               | RESET_b          | RESET_b                            | RESET_b                            |                  |           |                             |              |      |                 |             |        |
| 75          | K12               | PTA24            | DISABLED                           |                                    | PTA24            |           |                             |              |      | FB_A29          |             |        |
| 76          | J12               | PTA25            | DISABLED                           |                                    | PTA25            |           |                             |              |      | FB_A28          |             |        |
| 77          | J11               | PTA26            | DISABLED                           |                                    | PTA26            |           |                             |              |      | FB_A27          |             |        |
| 78          | J10               | PTA27            | DISABLED                           |                                    | PTA27            |           |                             |              |      | FB_A26          |             |        |
| 79          | H12               | PTA28            | DISABLED                           |                                    | PTA28            |           |                             |              |      | FB_A25          |             |        |
| 80          | H11               | PTA29            | DISABLED                           |                                    | PTA29            |           |                             |              |      | FB_A24          |             |        |
| 81          | H10               | PTB0/<br>LLWU_P5 | ADC0_SE8/<br>ADC1_SE8/<br>TSI0_CH0 | ADC0_SE8/<br>ADC1_SE8/<br>TSI0_CH0 | PTB0/<br>LLWU_P5 | I2C0_SCL  | FTM1_CH0                    |              |      | FTM1_QD_<br>PHA |             |        |
| 82          | H9                | PTB1             | ADC0_SE9/<br>ADC1_SE9/<br>TSI0_CH6 | ADC0_SE9/<br>ADC1_SE9/<br>TSI0_CH6 | PTB1             | I2C0_SDA  | FTM1_CH1                    |              |      | FTM1_QD_<br>PHB |             |        |
| 83          | G12               | PTB2             | ADC0_SE12/<br>TSI0_CH7             | ADC0_SE12/<br>TSI0_CH7             | PTB2             | I2C0_SCL  | UART0_RTS_b                 |              |      | FTM0_FLT3       |             |        |
| 84          | G11               | PTB3             | ADC0_SE13/<br>TSI0_CH8             | ADC0_SE13/<br>TSI0_CH8             | PTB3             | I2C0_SDA  | UART0_CTS_b/<br>UART0_COL_b |              |      | FTM0_FLT0       |             |        |
| 85          | G10               | PTB4             | ADC1_SE10                          | ADC1_SE10                          | PTB4             |           |                             |              |      | FTM1_FLT0       |             |        |
| 86          | G9                | PTB5             | ADC1_SE11                          | ADC1_SE11                          | PTB5             |           |                             |              |      | FTM2_FLT0       |             |        |
| 87          | F12               | PTB6             | ADC1_SE12                          | ADC1_SE12                          | PTB6             |           |                             |              |      | FB_AD23         |             |        |
| 88          | F11               | PTB7             | ADC1_SE13                          | ADC1_SE13                          | PTB7             |           |                             |              |      | FB_AD22         |             |        |
| 89          | F10               | PTB8             | DISABLED                           |                                    | PTB8             |           | UART3_RTS_b                 |              |      | FB_AD21         |             |        |
| 90          | F9                | PTB9             | DISABLED                           |                                    | PTB9             | SPI1_PCS1 | UART3_CTS_b                 |              |      | FB_AD20         |             |        |
| 91          | E12               | PTB10            | ADC1_SE14                          | ADC1_SE14                          | PTB10            | SPI1_PCS0 | UART3_RX                    |              |      | FB_AD19         | FTM0_FLT1   |        |
| 92          | E11               | PTB11            | ADC1_SE15                          | ADC1_SE15                          | PTB11            | SPI1_SCK  | UART3_TX                    |              |      | FB_AD18         | FTM0_FLT2   |        |
| 93          | H7                | VSS              | VSS                                | VSS                                |                  |           |                             |              |      |                 |             |        |
| 94          | F5                | VDD              | VDD                                | VDD                                |                  |           |                             |              |      |                 |             |        |
| 95          | E10               | PTB16            | TSI0_CH9                           | TSI0_CH9                           | PTB16            | SPI1_SOUT | UART0_RX                    |              |      | FB_AD17         | EWM_IN      |        |
| 96          | E9                | PTB17            | TSI0_CH10                          | TSI0_CH10                          | PTB17            | SPI1_SIN  | UART0_TX                    |              |      | FB_AD16         | EWM_OUT_b   |        |
| 97          | D12               | PTB18            | TSI0_CH11                          | TSI0_CH11                          | PTB18            | CAN0_TX   | FTM2_CH0                    | I2S0_TX_BCLK |      | FB_AD15         | FTM2_QD_PHA |        |
| 98          | D11               | PTB19            | TSI0_CH12                          | TSI0_CH12                          | PTB19            | CAN0_RX   | FTM2_CH1                    | I2S0_TX_FS   |      | FB_OE_b         | FTM2_QD_PHB |        |
| 99          | D10               | PTB20            | DISABLED                           |                                    | PTB20            | SPI2_PCS0 |                             |              |      | FB_AD31         | CMP0_OUT    |        |
| 100         | D9                | PTB21            | DISABLED                           |                                    | PTB21            | SPI2_SCK  |                             |              |      | FB_AD30         | CMP1_OUT    |        |
| 101         | C12               | PTB22            | DISABLED                           |                                    | PTB22            | SPI2_SOUT |                             |              |      | FB_AD29         | CMP2_OUT    |        |
| 102         | C11               | PTB23            | DISABLED                           |                                    | PTB23            | SPI2_SIN  | SPI0_PCS5                   |              |      | FB_AD28         |             |        |




Figure 32. K20 144 LQFP Pinout Diagram

## revision history

|   | 1                                 | 2                                 | 3  | 4  | 5                 | 6       | 7                  | 8                 | 9                 | 10               | 11               | 12      |   |
|---|-----------------------------------|-----------------------------------|--|--|-------------------|---------|--------------------|-------------------|-------------------|------------------|------------------|---------|---|
| A | PTD7                              | PTD6/<br>LLWU_P15                 | PTD5   | PTD4/<br>LLWU_P14                                | PTD0/<br>LLWU_P12 | PTC16   | PTC12              | PTC8              | PTC4/<br>LLWU_P8  | NC               | PTC3/<br>LLWU_P7 | PTC2    | A |
| B | PTD12                             | PTD11                             | PTD10  | PTD3   | PTC19             | PTC15   | PTC11/<br>LLWU_P11 | PTC7              | PTD9              | NC               | PTC1/<br>LLWU_P6 | PTC0    | B |
| C | PTD15                             | PTD14                             | PTD13  | PTD2/<br>LLWU_P13                                | PTC18             | PTC14   | PTC10              | PTC6/<br>LLWU_P10 | PTD8              | NC               | PTB23            | PTB22   | C |
| D | PTE2/<br>LLWU_P1                  | PTE1/<br>LLWU_P0                  | PTE0   | PTD1   | PTC17             | PTC13   | PTC9               | PTC5/<br>LLWU_P9  | PTB21             | PTB20            | PTB19            | PTB18   | D |
| E | PTE6                              | PTE5                              | PTE4/<br>LLWU_P2                                 | PTE3   | VDD               | VDD     | VDD                | VDD               | PTB17             | PTB16            | PTB11            | PTB10   | E |
| F | PTE10                             | PTE9                              | PTE8   | PTE7   | VDD               | VSS     | VSS                | VDD               | PTB9              | PTB8             | PTB7             | PTB6    | F |
| G | VOUT33                            | VREGIN                            | PTE12  | PTE11  | VREFH             | VREFL   | VSS                | VSS               | PTB5              | PTB4             | PTB3             | PTB2    | G |
| H | USB0_DP                           | USB0_DM                           | VSS  | PTE28  | VDDA              | VSSA    | VSS                | VSS               | PTB1              | PTB0/<br>LLWU_P5 | PTA29            | PTA28   | H |
| J | ADC0_DP1                          | ADC0_DM1                          | ADC0_SE16/<br>CMP1_IN2/<br>ADC0_SE21             | PTE27  | PTA0              | PTA1    | PTA6               | PTA7              | PTA13/<br>LLWU_P4 | PTA27            | PTA26            | PTA25   | J |
| K | ADC1_DP1                          | ADC1_DM1                          | ADC1_SE16/<br>CMP2_IN2/<br>ADC0_SE22             | PTE26  | PTE25             | PTA2    | PTA3               | PTA8              | PTA12             | PTA16            | PTA17            | PTA24   | K |
| L | PGA0_DP/<br>ADC0_DP0/<br>ADC1_DP3 | PGA0_DM/<br>ADC0_DM0/<br>ADC1_DM3 | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              | DAC1_OUT/<br>CMP0_IN4/<br>CMP2_IN3/<br>ADC1_SE23 | RTC_WAKEUP_B      | VBAT    | PTA4/<br>LLWU_P3   | PTA9              | PTA11             | PTA14            | PTA15            | RESET_b | L |
| M | PGA1_DP/<br>ADC1_DP0/<br>ADC0_DP3 | PGA1_DM/<br>ADC1_DM0/<br>ADC0_DM3 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | PTE24  | NC                | EXTAL32 | XTAL32             | PTA5              | PTA10             | VSS              | PTA19            | PTA18   | M |
|   | 1                                 | 2                                 | 3  | 4  | 5                 | 6       | 7                  | 8                 | 9                 | 10               | 11               | 12      |   |

Figure 33. K20 144 MAPBGA Pinout Diagram

## 9 Revision history

The following table provides a revision history for this document.

Table 53. Revision history

| Rev. No. | Date   | Substantial Changes     |
|----------|--------|-------------------------|
| 1        | 6/2012 | Initial public revision |

*Table continues on the next page...*

**Table 53. Revision history (continued)**

| Rev. No. | Date    | Substantial Changes  |
|----------|---------|--|
| 2        | 12/2012 | Replaced TBDs throughout.  |
| 3        | 6/2013  | <ul style="list-style-type: none"><li>• In <a href="#">ESD handling ratings</a>, added a note for ILAT.</li><li>• Updated "Voltage and current operating requirements" <a href="#">Table 1</a>.</li><li>• Updated <math>I_{OL}</math> data for <math>V_{OL}</math> row in "Voltage and current operating behaviors" <a href="#">Table 4</a>.</li><li>• Updated wakeup times and <math>t_{POR}</math> value in "Power mode transition operating behaviors" <a href="#">Table 5</a>.</li><li>• In "EMC radiated emissions operating behaviors . ." <a href="#">Table 7</a>, added a column for 144MAPBGA.</li><li>• In "16-bit ADC operating conditions" <a href="#">Table 27</a>, updated the max spec of VADIN.</li><li>• In "16-bit ADC electrical characteristics" <a href="#">Table 28</a>, updated the temp sensor slope and voltage specs.</li><li>• Updated <a href="#">Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing</a>.</li><li>• In <a href="#">SDHC specifications</a>, added operating voltage row.</li></ul> |