



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	4KB (2K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f1220-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Power Managed Mode	CPU is Clocked by	WDT Time-out causes a	Peripherals are Clocked by	Clock during Wake-up (while primary becomes ready)
Sleep	Not clocked (not running)	Wake-up	Not clocked	None or INTOSC multiplexer if Two-Speed Start-up or Fail-Safe Clock Monitor are enabled
Any Idle mode	Not clocked (not running)	Wake-up	Primary, Secondary or INTOSC multiplexer	Unchanged from Idle mode (CPU operates as in corresponding Run mode)
Any Run mode	Primary or secondary clocks or INTOSC multiplexer	Reset	Primary or secondary clocks or INTOSC multiplexer	Unchanged from Run mode

TABLE 3-2: COMPARISON BETWEEN POWER MANAGED MODES

3.2 Sleep Mode

The power managed Sleep mode in the PIC18F1220/ 1320 devices is identical to that offered in all other PIC microcontrollers. It is entered by clearing the IDLEN and SCS1:SCS0 bits (this is the Reset state) and executing the SLEEP instruction. This shuts down the primary oscillator and the OSTS bit is cleared (see Figure 3-1).

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the system will not be clocked until the primary clock source becomes ready (see Figure 3-2), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see **Section 19.0 "Special Features of the CPU"**). In either case, the OSTS bit is set when the primary clock is providing the system clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.3 Idle Modes

The IDLEN bit allows the microcontroller's CPU to be selectively shut down while the peripherals continue to operate. Clearing IDLEN allows the CPU to be clocked. Setting IDLEN disables clocks to the CPU, effectively stopping program execution (see Register 2-2). The peripherals continue to be clocked regardless of the setting of the IDLEN bit.

There is one exception to how the IDLEN bit functions. When all the low-power OSCCON bits are cleared (IDLEN:SCS1:SCS0 = 000), the device enters Sleep mode upon the execution of the SLEEP instruction. This is both the Reset state of the OSCCON register and the setting that selects Sleep mode. This maintains compatibility with other PIC devices that do not offer power managed modes. If the Idle Enable bit, IDLEN (OSCCON<7>), is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset.

When a wake event occurs, CPU execution is delayed approximately 10 μ s while it becomes ready to execute code. When the CPU begins executing code, it is clocked by the same clock source as was selected in the power managed mode (i.e., when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals until the primary clock source becomes ready – this is essentially RC_RUN mode). This continues until the primary clock source becomes ready. When the primary clock becomes ready, the OSTS bit is set and the system clock source is switched to the primary clock (see Figure 3-4). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to full-power operation.

3.3.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled, but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

This mode is entered by setting the IDLEN bit, setting SCS1 (SCS0 is ignored) and executing a SLEEP instruction. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer (see Figure 3-7), the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to a non-zero value (thus, enabling the INTOSC output), the IOFS bit becomes set after the INTOSC output becomes stable, in about 1 ms. Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a 10 μ s delay following the wake event, the CPU begins executing code, being clocked by the INTOSC multiplexer. The microcontroller operates in RC_RUN mode until the primary clock becomes ready. When the primary clock becomes ready, a clock switchback to the primary clock occurs (see Figure 3-8). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wakeup. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.





FIGURE 3-8: TIMING TRANSITION FOR WAKE FROM RC_RUN MODE (RC_RUN TO PRI_RUN)



Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt		
BSR	1220	1320	0000	0000	uuuu		
INDF2	1220	1320	N/A	N/A	N/A		
POSTINC2	1220	1320	N/A	N/A	N/A		
POSTDEC2	1220	1320	N/A	N/A	N/A		
PREINC2	1220	1320	N/A	N/A	N/A		
PLUSW2	1220	1320	N/A	N/A	N/A		
FSR2H	1220	1320	0000	0000	uuuu		
FSR2L	1220	1320	xxxx xxxx	սսսս սսսս	սսսս սսսս		
STATUS	1220	1320	x xxxx	u uuuu	u uuuu		
TMR0H	1220	1320	0000 0000	0000 0000	սսսս սսսս		
TMR0L	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu		
TOCON	1220	1320	1111 1111	1111 1111	սսսս սսսս		
OSCCON	1220	1320	0000 q000	0000 q000	uuuu qquu		
LVDCON	1220	1320	00 0101	00 0101	uu uuuu		
WDTCON	1220	1320	0	0	u		
RCON ⁽⁴⁾	1220	1320	01 11q0	0q qquu	uu qquu		
TMR1H	1220	1320	XXXX XXXX	սսսս սսսս	սսսս սսսս		
TMR1L	1220	1320	XXXX XXXX	นนนน นนนน	uuuu uuuu		
T1CON	1220	1320	0000 0000	u0uu uuuu	սսսս սսսս		
TMR2	1220	1320	0000 0000	0000 0000	սսսս սսսս		
PR2	1220	1320	1111 1111	1111 1111	1111 1111		
T2CON	1220	1320	-000 0000	-000 0000	-uuu uuuu		
ADRESH	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu		
ADRESL	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu		
ADCON0	1220	1320	00-0 0000	00-0 0000	uu-u uuuu		
ADCON1	1220	1320	-000 0000	-000 0000	-uuu uuuu		
ADCON2	1220	1320	0-00 0000	0-00 0000	u-uu uuuu		
CCPR1H	1220	1320	xxxx xxxx	uuuu uuuu	uuuu uuuu		
CCPR1L	1220	1320	xxxx xxxx	uuuu uuuu	uuuu uuuu		
CCP1CON	1220	1320	0000 0000	0000 0000	uuuu uuuu		
PWM1CON	1220	1320	0000 0000	0000 0000	uuuu uuuu		
ECCPAS	1220	1320	0000 0000	0000 0000	uuuu uuuu		

TABLE 4-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)	
		/	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-2 for Reset value for specific condition.

- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the Oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
- **6:** Bit 5 of PORTA is enabled if \overline{MCLR} is disabled.



FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1



FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:
TOSU	_	0 0000	34, 40							
TOSH	Top-of-Stack	High Byte (TO	DS<15:8>)						0000 0000	34, 40
TOSL	Top-of-Stack	Low Byte (TC)S<7:0>)						0000 0000	34, 40
STKPTR	STKFUL	STKUNF	_	Return Stack	Pointer				00-0 0000	34, 41
PCLATU	_	_	bit 21 ⁽³⁾	Holding Reg	ister for PC<2	0:16>			0 0000	34, 42
PCLATH	Holding Regi	ster for PC<1	5:8>						0000 0000	34, 42
PCL	PC Low Byte	(PC<7:0>)							0000 0000	34, 42
TBLPTRU	_	_	bit 21	Program Me	mory Table Po	ointer Upper B	yte (TBLPTR	<20:16>)	00 0000	34, 58
TBLPTRH	Program Mer	mory Table Po	ointer High By	te (TBLPTR<	15:8>)				0000 0000	34, 58
TBLPTRL	Program Mer	mory Table Po	ointer Low Byt	e (TBLPTR<7	' :0>)				0000 0000	34, 58
TABLAT	Program Mer	mory Table La	tch						0000 0000	34, 58
PRODH	Product Regi	ister High Byte	Э						xxxx xxxx	34, 68
PRODL	Product Regi	ister Low Byte)						xxxx xxxx	34, 68
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	34, 72
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	34, 73
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	34, 74
INDF0	Uses content	ts of FSR0 to	address data	memory – val	ue of FSR0 n	ot changed (n	ot a physical i	register)	N/A	34, 51
POSTINC0	Uses content	ts of FSR0 to	address data	memory – val	lue of FSR0 p	ost-increment	ed (not a phys	sical register)	N/A	34, 51
POSTDEC0	Uses content	ts of FSR0 to	address data	memory- valu	ue of FSR0 pc	st-decrement	ed (not a phys	sical register)	N/A	34, 51
PREINC0	Uses content	ts of FSR0 to	address data	memory – val	lue of FSR0 p	re-incremente	d (not a physi	cal register)	N/A	34, 51
PLUSW0	Uses content	ts of FSR0 to	address data	memory – val	lue of FSR0 of	ffset by W (no	t a physical re	egister)	N/A	34, 51
FSR0H	_	_	_	_	Indirect Data	Memory Add	ress Pointer 0	High	0000	34, 51
FSR0L	Indirect Data	Memory Add	ress Pointer 0	Low Byte					xxxx xxxx	34, 51
WREG	Working Reg	ister							xxxx xxxx	34
INDF1	Uses content	ts of FSR1 to	address data	memory – val	lue of FSR1 n	ot changed (n	ot a physical i	register)	N/A	34, 51
POSTINC1	Uses content	ts of FSR1 to	address data	memory – val	lue of FSR1 p	ost-increment	ed (not a phys	sical register)	N/A	34, 51
POSTDEC1	Uses content	ts of FSR1 to	address data	memory – val	ue of FSR1 po	ost-decrement	ed (not a phy	sical register)	N/A	34, 51
PREINC1	Uses content	ts of FSR1 to	address data	memory – val	lue of FSR1 p	re-incremente	d (not a physi	cal register)	N/A	34, 51
PLUSW1	Uses content	ts of FSR1 to	address data	memory – val	lue of FSR1 of	ffset by W (no	t a physical re	egister)	N/A	34, 51
FSR1H	_	_	_	_	Indirect Data	Memory Add	ress Pointer 1	High	0000	34, 51
FSR1L	Indirect Data	Memory Add	ress Pointer 1	Low Byte					xxxx xxxx	34, 51
BSR	—	—	—	—	Bank Select	Register			0000	35, 50
INDF2	Uses content	ts of FSR2 to	address data	memory – val	ue of FSR2 n	ot changed (n	ot a physical i	register)	N/A	35, 51
POSTINC2	Uses content	ts of FSR2 to	address data	memory – val	lue of FSR2 p	ost-increment	ed (not a phys	sical register)	N/A	35, 51
POSTDEC2	Uses content	ts of FSR2 to	address data	memory – val	ue of FSR2 po	ost-decrement	ed (not a phy	sical register)	N/A	35, 51
PREINC2	Uses content	ts of FSR2 to	address data	memory – val	lue of FSR2 p	re-incremente	d (not a physi	cal register)	N/A	35, 51
PLUSW2	Uses content	ts of FSR2 to	address data	memory – val	lue of FSR2 of	ffset by W (no	t a physical re	egister)	N/A	35, 51
FSR2H	_	—	—	_	Indirect Data	Memory Add	ress Pointer 2	High	0000	35, 51
FSR2L	Indirect Data	Memory Add	ress Pointer 2	Low Byte					xxxx xxxx	35, 51
STATUS	_	—	—	N	OV	Z	DC	С	x xxxx	35, 53
TMR0H	Timer0 Regis	ster High Byte							0000 0000	35, 97
TMR0L	Timer0 Regis	ster Low Byte							xxxx xxxx	35, 97
T0CON	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	35, 95
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0000 q000	35, 16
LVDCON	—	—	IVRST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 0101	35, 162
WDTCON	—	—	—	—	—	—	—	SWDTEN	0	35, 174
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	01 11q0	33, 54, 81

TABLE 5-2 **REGISTER FILE SUMMARY (PIC18E1220/1320)**

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition**Note**1:RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator mode only and read '0' in11: RAb and associated bits are configured as port pins in RCIO, ECIO and i

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

WRITE_WORD_TO_HREGS										
	MOVF	POSTINC	0, W	;	get low byte of buffer data and increment FSR0					
	MOVWF	TABLAT		;	present data to table latch					
	TBLWT+*	:		;	short write					
				;	to internal TBLWT holding register, increment TBLPTR					
	DECFSZ	COUNTER		;	loop until buffers are full					
	GOTO	WRITE_W	ORD_TO_HREGS							
PROGRAM_MEI	MORY									
	BCF	INTCON,	GIE	;	disable interrupts					
	MOVLW	55h		;	required sequence					
	MOVWF	EECON2		;	write 55H					
	MOVLW	AAh								
	MOVWF	EECON2		;	write AAH					
	BSF	EECON1,	WR	;	start program (CPU stall)					
	NOP									
	BSF	INTCON,	GIE	;	re-enable interrupts					
	DECFSZ	COUNTER	_HI	;	loop until done					
	GOTO PF	ROGRAM_LC	OOP							
	BCF	EECON1,	WREN	;	disable write to memory					

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, users can check the WRERR bit and rewrite the location.

6.6 Flash Program Operation During Code Protection

See **Section 19.0 "Special Features of the CPU"** for details on code protection of Flash program memory.

				• • • • = =			,			
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
TBLPTRU	_	_	bit 21	Program M	lemory Table	Pointer Upp	er Byte (TBL	PTR<20:16>)	00 0000	00 0000
TBPLTRH	Program M	lemory Table	e Pointer H	ligh Byte (TBLPTR<15	:8>)			0000 0000	0000 0000
TBLPTRL	Program M	lemory Table	e Pointer H	ligh Byte (TBLPTR<7:0)>)			0000 0000	0000 0000
TABLAT	Program M	lemory Table	e Latch						0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
EECON2	EEPROM	Control Regi	ster 2 (no	t a physica	l register)				—	—
EECON1	EEPGD	CFGS		FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	OSCFIP	—		EEIP	_	LVDIP	TMR3IP		11 -11-	11 -11-
PIR2	OSCFIF	_	_	EEIF	_	LVDIF	TMR3IF	_	00 -00-	00 -00-
PIE2	OSCFIE	_	_	EEIE	_	LVDIE	TMR3IE	_	00 -00-	00 -00-

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

 $\label{eq:legend: constraint} \begin{array}{ll} \mbox{Legend:} & x = \mbox{unknown}, \mbox{u} = \mbox{unknown}, \mbox{$-=$ unknown}, \mbox{$u=$ unknown}, \mbox{$u=$$

8.0 8 x 8 HARDWARE MULTIPLIER

8.1 Introduction

An 8 x 8 hardware multiplier is included in the ALU of the PIC18F1220/1320 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the Status register. Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 8-1 shows a performance comparison between Enhanced devices using the single-cycle hardware multiply and performing the same function without the hardware multiply.

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
9 x 9 unsigned	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 µs	
o x o unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
9 x 9 signed	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs	
o x o signed	Hardware multiply	6	6	600 ns	2.4 μs	6 μs	
16 x 16 upgigpod	Without hardware multiply	21	242	24.2 μs	96.8 μs	242 μs	
To x To unsigned	Hardware multiply	28	28	2.8 μs	11.2 μs	28 μs	
16 x 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	35	40	4 μs	16 μs	40 μs	

TABLE 8-1: PERFORMANCE COMPARISON

8.2 Operation

Example 8-1 shows the sequence to do an 8×8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG1
MOVF	ARG2, W	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG2



11.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

11.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, x, ..., etc.) will clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

11.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution).

11.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Low-Power Sleep mode, since the timer requires clock cycles even when T0CS is set.

11.4 16-Bit Mode Timer Reads and Writes

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 11-2). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0, without having to verify that the read of the high and low byte were valid due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H Buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

TABLE 11-1:	REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TMR0L	Timer0 Modu	ule Low Byte F		xxxx xxxx	uuuu uuuu					
TMR0H	Timer0 Modu	ule High Byte	Register						0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	x000 000x	0000 000u
T0CON	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	1111 1111	1111 1111		
TRISA	RA7 ⁽¹⁾	RA6 ⁽¹⁾		PORTA D	ata Directi	ion Registe	11-1 1111	11-1 1111		

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

Note 1: RA6 and RA7 are enabled as I/O pins, depending on the oscillator mode selected in Configuration Word 1H.

19.9 Low-Voltage ICSP Programming

The LVP bit in Configuration register, CONFIG4L, enables Low-Voltage Programming (LVP). When LVP is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP/RA5 pin, but the RB5/PGM/KB11 pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

LVP is enabled in erased devices.

While programming using LVP, VDD is applied to the MCLR/VPP/RA5 pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

- Note 1: High-voltage programming is always available, regardless of the state of the LVP bit or the PGM pin, by applying VIHH to the MCLR pin.
 - 2: When Low-Voltage Programming is enabled, the RB5 pin can no longer be used as a general purpose I/O pin.
 - 3: When LVP is enabled, externally pull the PGM pin to Vss to allow normal program execution.

If Low-Voltage Programming mode will not be used, the LVP bit can be cleared and RB5/PGM/KBI1 becomes available as the digital I/O pin RB5. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/VPP/RA5 pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased, using either a Block Erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a Block Erase is required. If a Block Erase is to be performed when using Low-Voltage Programming, the device must be supplied with VDD of 4.5V to 5.5V.

IOR	LW	Inclusive	Inclusive OR literal with W				
Synt	ax:	[label]	IORLW	k			
Ope	rands:	$0 \le k \le 25$	55				
Ope	ration:	(W) .OR.	$k \rightarrow W$				
Statu	us Affected:	N, Z					
Enco	oding:	0000	1001	kkk	k	kkkk	
Des	cription:	The conte the 8-bit I placed in	ents of W iteral 'k'. W.	/ are (The r	OR'é resu	ed with It is	
Wor	ds:	1					
Cycles:		1					
Q Cycle Activity:							
	Q1	Q2	Q3	3		Q4	
	Decode	Read literal 'k'	Proce Dat	ess a	Wr	ite to W	
Example:		IORLW	0x35				
	Before Instru	ction					
	W	= 0x9A					
	After Instruct	ion					
	W	= 0xBF					

IOR	IORWF Inclusive OR W with f					
Synt	ax:	[label]	IORWF	f [,d [,a	a]]	
Ope	rands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	5			
Ope	Operation: (W) .OR. (f) \rightarrow dest					
State	us Affected:	N, Z				
Enco	oding:	0001	00da	ffff	ffff	
Desi		'd' is '0', t 'd' is '1', t register 'f Access B riding the the bank BSR valu	the result he result (default) ank will b BSR valu will be sel	is placed is placed . If 'a' is e select lie. If 'a' is lected as	d in W. If d back in '0', the ed, over- = 1, then s per the	
Wor	ds:	1				
Cycl	es:	1				
QC	cycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proces Data	ss V de	Vrite to stination	
Example: IORWF RESULT, W						

Before Instruction RESULT = 0x13 W = 0x91

After Instruction $\begin{array}{rcl} \mathsf{RESULT} &= & 0x13 \\ \mathsf{W} &= & 0x93 \end{array}$

 $\ensuremath{\textcircled{}^{\odot}}$ 2002-2015 Microchip Technology Inc.

MO	MOVFF Move f to f					
Synt	ax:	[label]	MOVFF	f _s ,f _d		
Ope	rands:	$\begin{array}{l} 0 \leq f_{s} \leq 40 \\ 0 \leq f_{d} \leq 40 \end{array}$	95 95			
Ope	ration:	$(f_s) \rightarrow f_d$				
Statu	us Affected:	None				
Enco 1st v 2nd	oding: vord (source) word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d	
Des	cription:	The conte	nts of s	ource re	gister 'f _s '	
		are moved to destination register 'f _d '. Location of source 'f _s ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'f _d ' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use				
		the destination register. The MOVFF instruction should not be used to modify interrupt settings while any interrupt is enabled (see page 70).				
Wor	ds:	2				
Cycl	es:	2 (3)				
QC	ycle Activity:					
	Q1	Q2	Q	}	Q4	
	Decode	Read register 'f' (src)	Proce Dat	ess a c	No operation	
	Decode	No operation No dummy read	No opera	tion re	Write egister 'f' (dest)	
<u>Exa</u> r	Example: MOVFF REG1, REG2					

Example:

Refore Instruction

Before Instructio	n	
REG1	=	0x33
REG2	=	0x11
After Instruction		
REG1	=	0x33,
REG2	=	0x33

MOVLB Move literal to low nibble in B					le in BSR		
Synt	ax:	[label]	MOVLB	k			
Ope	rands:	$0 \le k \le 25$	55				
Ope	ration:	$k \to BSR$					
Statu	us Affected:	None					
Enco	oding:	0000	0001	kkkk	kkkk		
Description:		The 8-bit the Bank	The 8-bit literal 'k' is loaded into the Bank Select Register (BSR).				
Wor	ds:	1	1				
Cycl	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Proce Data	ess a li	Write iteral 'k' to BSR		
Example: MOVLB 5							

Before Instruction BSR register = 0x02 After Instruction BSR register = 0x05

NEG	F	Negate f						
Synt	ax:	[label]	NEGF	f [,a]				
Ope	rands:	0 ≤ f ≤ 25 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]					
Oper	ration:	$(\overline{f}) + 1 \rightarrow 0$	f					
Statu	us Affected:	N, OV, C,	DC, Z					
Enco	oding:	0110	110a	ffff	ffff			
Desc	cription:	Location ' complement the data n '0', the Ad selected, If 'a' = 1, selected a	Location 1 is negated using two s complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value					
Word	ds:	1	1					
Cycl	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q	3	Q4			
	Decode	Read register 'f'	Proce Dat	ess a re	Write gister 'f'			
<u>Exar</u>	<u>nple</u> : Refore Instru	NEGF I	REG, 1					
REG = 0011 1010 [0x3A]								

NOF	•	No Operation						
Synt	ax:	[label] NOP						
Ope	rands:	None	None					
Ope	ration:	No opera	tion					
Statu	us Affected:	None						
Encoding:		0000	0000	000	00	0000		
		1111	XXXX	XXX	x	xxxx		
Desc	cription:	No operation.						
Wor	ds:	1						
Cycl	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3			Q4		
	Decode	No	No	No		No		
		operation	n operation operation					

Example:

None.

After Instruction

REG = 1100 0110 [0xC6]

TBLRD	Table Read
Syntax:	[<i>label</i>] TBLRD (*; *+; *-; +*)
Operands:	None
Operation:	if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) + 1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) – 1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT;
Status Affected:	None

Encoding:	0000	0000	0000	10nn nn = 0* = 1*+ = 2*- = 3+*
Description:	This inst contents address called Ta The TBL to each TBLPTF range. TBL TBL	ruction is of Progr the prog able Poin PTR (a byte in th has a 2 PTR[0] =	s used to ra am Memo ram memo ter (TBLP 21-bit poir ne progran -Mbyte ac = 0:Least S Byte o Memo = 1:Most S Byte o	ead the ry (P.M.). To rry, a pointer TR) is used. iter) points n memory. Idress Significant of Program ory Word ignificant of Program
Words:	The TBI value of • no chi • post-ii • post-c • pre-in 1	ARD instru TBLPTF ange ncremen decremen crement	t t	modify the 's:

Cycles:

Q Cycle Activity:

2

Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

TBLRD Table Read (Continued)

Example 1:	TBLRD '	+ ;	
Before Instruc	tion		
TABLAT TBLPTR MEMORY	(0x00A356)	= = =	0x55 0x00A356 0x34
After Instruction	on		
TABLAT TBLPTR		=	0x34 0x00A357
Example 2:	TBLRD -	+* ;	
Before Instruc	tion		
TABLAT TBLPTR MEMORY(0x01A357) MEMORY(0x01A358)			0xAA 0x01A357 0x12 0x34
After Instructio TABLAT TBLPTR	on	=	0x34 0x01A358

21.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

21.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

21.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

21.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

21.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.





TABLE 22-2: LOW-VOLTAGE DETECT CHARACTERISTICS

PIC18LF1220/1320 (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC18F1220/1320 (Industrial, Extended)			Standard Operating	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Chara	cteristic	Min. Typ† Max. Units Conditions				Conditions
D420D		LVD Voltage on VDD 1	ransition High-to-Low	Industria	al Low Vol	tage (-10)°C to +85°	°C)
		PIC18LF1220/1320	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved
			LVDL<3:0> = 0001	N/A	N/A	N/A	V	Reserved
			LVDL<3:0> = 0010	2.08	2.26	2.44	V	
			LVDL<3:0> = 0011	2.26	2.45	2.65	V	
			LVDL<3:0> = 0100	2.35	2.55	2.76	V	
			LVDL<3:0> = 0101	2.55	2.77	2.99	V	
			LVDL<3:0> = 0110	2.64	2.87	3.10	V	
			LVDL<3:0> = 0111	2.82	3.07	3.31	V	
			LVDL<3:0> = 1000	3.09	3.36	3.63	V	
			LVDL<3:0> = 1001	3.29	3.57	3.86	V	
			LVDL<3:0> = 1010	3.38	3.67	3.96	V	
			LVDL<3:0> = 1011	3.56	3.87	4.18	V	
			LVDL<3:0> = 1100	3.75	4.07	4.40	V	
			LVDL<3:0> = 1101	3.93	4.28	4.62	V	
			LVDL<3:0> = 1110	4.23	4.60	4.96	V	

Legend: Shading of rows is to assist in readability of the table.

† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.



FIGURE 23-3: MAXIMUM IDD vs. Fosc OVER VDD PRI_RUN, EC MODE, -40°C TO +125°C





FIGURE 23-15: TYPICAL IPD vs. VDD (+25°C), 125 kHz TO 8 MHz RC_RUN MODE, ALL PERIPHERALS DISABLED



FIGURE 23-16: MAXIMUM IPD vs. VDD (-40°C TO +125°C), 125 kHz TO 8 MHz RC_RUN MODE, ALL PERIPHERALS DISABLED



© 2002-2015 Microchip Technology Inc.

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442".* The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration"*.

This Application Note is available as Literature Number DS00726.

PIC18F1220/1320 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	− X /XX XXX Temperature Package Pattern Range	Examples: a) PIC18LF1320-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.
Device:	PIC18F1220/1320 ⁽¹⁾ , PIC18F1220/1320T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LF1220/1320 ⁽¹⁾ , PIC18LF1220/1320T ⁽²⁾ ; VDD range 2.5V to 5.5V	b) PIC18LF1220-I/SO = Industrial temp., SOIC package, Extended VDD limits.
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	Note 1: F = Standard Voltage range LF = Wide Voltage Range
Package:	SO = SOIC SS = SSOP P = PDIP ML = QFN	package only
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	