



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	4KB (2K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f1220-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
— — TUN<5:0>							
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	Unimplemer	nted: Read as '	0'				
bit 5-0	TUN<5:0>: F	Frequency Tunir	ng bits				
	100000 = N	linimum frequer	су				
	•						
	•						
	111111 =						
	000000 = 0	scillator module	e is running at	the factory-cali	brated frequen	су	
	000001 =						
	•						
	•						
	011110 =						
	011111 = N	laximum freque	ncy				

REGISTER 2-1: OSCTUNE: OSCILLATOR TUNING REGISTER

2.7 Clock Sources and Oscillator Switching

Like previous PIC18 devices, the PIC18F1220/1320 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low-frequency clock source. PIC18F1220/1320 devices offer two alternate clock sources. When enabled, these give additional options for switching to the various power managed operating modes.

Essentially, there are three clock sources for these devices:

- · Primary oscillators
- Secondary oscillators
- Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined on POR by the contents of Configuration Register 1H. The details of these modes are covered earlier in this chapter.

The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power managed mode. PIC18F1220/1320 devices offer only the Timer1 oscillator as a secondary oscillator. This oscillator, in all power managed modes, is often the time base for functions such as a real-time clock.

Most often, a 32.768 kHz watch crystal is connected between the RB6/T1OSO and RB7/T1OSI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground. These pins are also used during ICSP operations.

The Timer1 oscillator is discussed in greater detail in **Section 12.2 "Timer1 Oscillator**".

In addition to being a primary clock source, the **internal oscillator block** is available as a power managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F1220/1320 devices are shown in Figure 2-8. See **Section 12.0 "Timer1 Module**" for further details of the Timer1 oscillator. See **Section 19.1 "Configuration Bits**" for Configuration register details.

3.4.4 EXIT TO IDLE MODE

An exit from a power managed Run mode to its corresponding Idle mode is executed by setting the IDLEN bit and executing a SLEEP instruction. The CPU is halted at the beginning of the instruction following the SLEEP instruction. There are no changes to any of the clock source status bits (OSTS, IOFS or T1RUN). While the CPU is halted, the peripherals continue to be clocked from the previously selected clock source.

3.4.5 EXIT TO SLEEP MODE

An exit from a power managed Run mode to Sleep mode is executed by clearing the IDLEN and SCS1:SCS0 bits and executing a SLEEP instruction. The code is no different than the method used to invoke Sleep mode from the normal operating (full-power) mode.

The primary clock and internal oscillator block are disabled. The INTRC will continue to operate if the WDT is enabled. The Timer1 oscillator will continue to run, if enabled in the T1CON register (Register 12-1). All clock source Status bits are cleared (OSTS, IOFS and T1RUN).

3.5 Wake from Power Managed Modes

An exit from any of the power managed modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power managed modes. The clocking subsystem actions are discussed in each of the power managed modes (see Sections 3.2 through 3.4).

Note:	If application code is timing sensitive, it								
	should wait for the OSTS bit to become								
	set before continuing. Use the interval								
	during the low-power exit sequence								
	(before OSTS is set) to perform timing								
	insensitive "housekeeping" tasks.								

Device behavior during Low-Power mode exits is summarized in Table 3-3.

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit a power managed mode and resume fullpower operation. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set. On all exits from Low-Power mode by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

TABLE 3-3: ACTIVITY AND EXIT DELAY ON WAKE FROM SLEEP MODE OR ANY IDLE MODE (BY CLOCK SOURCES)

Clock in Power	Primary System	Power Managed	Clock Ready Status Bit	Activity during Wake-up from Power Managed Mode				
Managed Mode	CIOCK	Delay	(OSCCON)	Exit by Interrupt	Exit by Reset			
	LP, XT, HS		09790	CPU and peripherals	Not clocked or			
Primary System	HSPLL	5 10c(5)	0313	clocked by primary	Two-Speed Start-up			
(PRI IDLE mode)	EC, RC, INTRC ⁽¹⁾	5-10 µs.	—	CIOCK and executing	(If enabled) ^(*) .			
	INTOSC ⁽²⁾		IOFS					
T1OSC or	LP, XT, HS	OST	09790	CPU and peripherals				
	HSPLL	OST + 2 ms	0313	clocked by selected				
INTRC ⁽¹⁾	EC, RC, INTRC ⁽¹⁾	5-10 μs ⁽⁵⁾	—	power managed mode				
	INTOSC ⁽²⁾	1 ms ⁽⁴⁾	IOFS	instructions until				
	LP, XT, HS	OST	09790	primary clock source				
	HSPLL	OST + 2 ms	0313	becomes ready.				
111030	EC, RC, INTRC ⁽¹⁾	5-10 μs ⁽⁵⁾	—					
	INTOSC ⁽²⁾	None	IOFS					
	LP, XT, HS	OST	09790	Not clocked or				
	HSPLL	OST + 2 ms	0313	Two-Speed Start-up (if				
Sleep mode	EC, RC, INTRC ⁽¹⁾	5-10 μs ⁽⁵⁾	—	enabled) until primary				
	INTOSC ⁽²⁾	1 ms ⁽⁴⁾	IOFS	ready ⁽³⁾ .				

Note 1: In this instance, refers specifically to the INTRC clock source.

2: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.

3: Two-Speed Start-up is covered in greater detail in Section 19.3 "Two-Speed Start-up".

4: Execution continues during the INTOSC stabilization period.

5: Required delay when waking from Sleep and all Idle modes. This delay runs concurrently with any other required delays (see Section 3.3 "Idle Modes").

5.0 MEMORY ORGANIZATION

There are three memory types in Enhanced MCU devices. These memory types are:

- Program Memory
- Data RAM
- Data EEPROM

Data and program memory use separate busses, which allows for concurrent access of these types.

Additional detailed information for Flash program memory and data EEPROM is provided in Section 6.0 "Flash Program Memory" and Section 7.0 "Data **EEPROM Memory**", respectively.

FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F1220



5.1 **Program Memory Organization**

A 21-bit program counter is capable of addressing the 2-Mbyte program memory space. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).

The PIC18F1220 has 4 Kbytes of Flash memory and can store up to 2,048 single-word instructions.

The PIC18F1320 has 8 Kbytes of Flash memory and can store up to 4,096 single-word instructions.

The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory maps for the PIC18F1220 and PIC18F1320 devices are shown in Figure 5-1 and Figure 5-2, respectively.



PROGRAM MEMORY MAP AND STACK FOR PIC18F1320

	PC<20:0>		
CALL, RO	CALL, RETURN		
	Stack Level 1		
	•••		
	Stack Level 31		
	Reset Vector	0000h	
	High Priority Interrupt Vector	0008h	
	Low Priority Interrupt Vector	0018h	
	On-Chip Program Memory	1FFFh	
	Read '0'	2000h	User Memory Space
		1FFFFFh 200000h	<u>,</u>

PIC18F1220/1320



14.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. The oscillator is a lowpower oscillator rated for 32 kHz crystals. See **Section 12.2 "Timer1 Oscillator"** for further details.

14.3 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled/disabled by setting/clearing TMR3 Interrupt Enable bit, TMR3IE (PIE2<1>).

14.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3. See **Section 15.4.4** "**Special Event Trigger**" for more information.

Note:	The special event triggers from the CCP
	module will not set interrupt flag bit,
	TMR3IF (PIR1<0>).

Timer3 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this Reset operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer3.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR2	OSCFIF	—	—	EEIF	—	LVDIF	TMR3IF	—	00 -00-	00 -00-
PIE2	OSCFIE	—	—	EEIE	—	LVDIE	TMR3IE	—	00 -00-	00 -00-
IPR2	OSCFIP	—	—	EEIP	—	LVDIP	TMR3IP	—	11 -11-	11 -11-
TMR3L	Holding F	Register for t	he Least Sig	gnificant Byt	e of the 16-b	oit TMR3 Re	gister		xxxx xxxx	uuuu uuuu
TMR3H	Holding F	Register for t	he Most Sig	nificant Byte	e of the 16-bi	it TMR3 Reo	gister		xxxx xxxx	uuuu uuuu
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	u0uu uuuu
T3CON	RD16	_	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0-00 0000	u-uu uuuu

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



TABLE 15-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,	e on BOR	Valu all c Res	e on ther sets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	—	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	-000	-000	-000	-000
PIE1	—	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000	-000	-000	-000
IPR1	—	ADIP	RCIP	TXIP	_	CCP1IP	TMR2IP	TMR1IP	-111	-111	-111	-111
TRISB	PORTB Da	ata Direction	Register						1111	1111	1111	1111
TMR1L	Holding Re	egister for th	e Least Sigr	nificant Byte	of the 16-bit	TMR1 Reg	gister		xxxx	xxxx	uuuu	uuuu
TMR1H	Holding Re	egister for th	e Most Sign	ificant Byte	of the 16-bit	TMR1 Reg	ister		xxxx	xxxx	uuuu	uuuu
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	uuuu	uuuu
CCPR1L	Capture/C	ompare/PW	M Register 7	I (LSB)					xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/C	ompare/PW	M Register 1	I (MSB)					xxxx	xxxx	uuuu	uuuu
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000	0000	0000	0000
TMR3L	Holding Re	egister for th	e Least Sigr	nificant Byte	of the 16-bit	t TMR3 Reg	gister		xxxx	xxxx	uuuu	uuuu
TMR3H	Holding Re	egister for th	e Most Sign	ificant Byte	of the 16-bit	TMR3 Reg	ister		xxxx	xxxx	uuuu	uuuu
T3CON	RD16	_	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0-00	0000	u-uu	uuuu
ADCON0	VCFG1	VCFG0	_	CHS2	CHS1	CHS0	GO/DONE	ADON	00-0	0000	00-0	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

15.5.6 PROGRAMMABLE DEAD-BAND DELAY

In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shootthrough current) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 15-6 for an illustration. The lower seven bits of the PWM1CON register (Register 15-2) sets the delay period in terms of microcontroller instruction cycles (TCY or 4 ToSC).

15.5.7 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.

A shutdown event can be caused by the INT0, INT1 or INT2 pins (or any combination of these three sources). The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS2:ECCPAS0 bits (bits <6:4> of the ECCPAS register).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits (ECCPAS<3:0>). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tristated (not driving). The ECCPASE bit (ECCPAS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared. If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0				
bit 7 bit 0											
Legend:											
R = Readable b	bit	W = Writable I	bit	U = Unimpler	nented bit, read	as '0'					
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets				
'1' = Bit is set		'0' = Bit is clea	ared								

REGISTER 15-2: PWM1CON: PWM CONFIGURATION REGISTER

bit 7	PRSEN: PWM Restart Enable bit							
	 1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically 							
	0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM							
bit 6-0	PDC<6:0>: PWM Delay Count bits							
	Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal should transition active and the actual time it transitions active.							

15.5.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module, following a shutdown event. This is enabled by setting the PRSEN bit of the PWM1CON register (PWM1CON<7>).

In Shutdown mode with PRSEN = 1 (Figure 15-12), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCPASE bit is automatically cleared. If PRSEN = 0 (Figure 15-13), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled										
	while a shutdown condition is active.										

Independent of the PRSEN bit setting, the ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.

15.5.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the off state, until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper output mode and complete a full PWM cycle, before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 15-12: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)







© 2002-2015 Microchip Technology Inc.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	01 11qq	0q qquu
PIR1	—	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
PIE1	—	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
IPR1	-	ADIP	RCIP	TXIP	_	CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
TMR2	Timer2 Mo	dule Registe	r						0000 0000	0000 0000
PR2	Timer2 Mo	dule Period I	Register						1111 1111	1111 1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
TRISB	PORTB Da	ata Direction	Register						1111 1111	1111 1111
CCPR1H	Enhanced	Capture/Con	npare/PWM	Register 1 H	High Byte				xxxx xxxx	uuuu uuuu
CCPR1L	Enhanced	Capture/Con	npare/PWM	Register 1 L	Low Byte				xxxx xxxx	uuuu uuuu
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	0000 0000
ECCPAS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	0000 0000
PWM1CON	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	uuuu uuuu
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0000 qq00	0000 qq00

TABLE 15-5:	REGISTERS ASSOCIATED WITH ENHANCED PWM AND TIMER2

 $\label{eq:loss} \begin{array}{ll} \mbox{Legend:} & x = \mbox{unknown}, \mbox{u} = \mbox{unchanged}, \mbox{-} = \mbox{unimplemented}, \mbox{read as '0'}. \\ & \mbox{Shaded cells are not used by the ECCP module in Enhanced PWM mode}. \end{array}$



FIGURE 16-1: AUTOMATIC BAUD RATE CALCULATION

16.3 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is eight bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCTL<3>). Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

Asynchronous mode is available in all low-power modes; it is available in Sleep mode only when autowake-up on Sync Break is enabled. When in PRI_IDLE mode, no changes to the Baud Rate Generator values are required; however, other low-power mode clocks may operate at another frequency than the primary clock. Therefore, the Baud Rate Generator values may need to be adjusted.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-bit Break Character Transmit
- Auto-Baud Rate Detection

16.3.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 16-2. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available).

Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and flag bit, TXIF (PIR1<4>), is set. This interrupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit, TXIF, will be set, regardless of the state of enable bit, TXIE, and cannot be cleared in software. Flag bit, TXIF, is not cleared immediately upon loading the Transmit Buffer register, TXREG. TXIF becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results.

While flag bit, TXIF, indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit, TRMT, is a readonly bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1: The TSR register is not mapped in data memory, so it is not available to the user.2: Flag bit, TXIF, is set when enable bit,

 Flag bit, TXIF, is set when enable bit, TXEN, is set.

16.5 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the RB1/AN5/TX/CK/INT1 pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

16.5.1 EUSART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit, TXIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit, TXIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	x000 0000x	0000 000u
PIR1	—	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
PIE1	—	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
IPR1	—	ADIP	RCIP	TXIP	_	CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	x000 000x
TXREG	EUSART Tra	ansmit Registe	ər						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL	—	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	BRGH Baud Rate Generator Register High Byte									0000 0000
SPBRG	Baud Rate Generator Register Low Byte									0000 0000

TABLE 16-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

FIGURE 18-2: LOW-VOLTAGE DETECT (LVD) BLOCK DIAGRAM



The LVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits, LVDL3:LVDL0, are set to '1111'. In this state, the comparator input is multiplexed from the external input pin,

LVDIN (Figure 18-3). This gives users flexibility, because it allows them to configure the Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.



FIGURE 18-3: LOW-VOLTAGE DETECT (LVD) WITH EXTERNAL INPUT BLOCK DIAGRAM

MULLW	Multiply Literal with	w	MULWF	Multiply V	V with f	
Syntax:	[label] MULLW	<	Syntax:	[label]	MULWF f	[,a]
Operands:	$0 \le k \le 255$		Operands:	$0 \le f \le 255$	5	
Operation:	(W) x k \rightarrow PRODH:P	RODL		a ∈ [0,1]		
Status Affected:	None		Operation:	(W) x (f) –	→ PRODH:PF	RODL
Encoding:	0000 1101 k	kkk kkkk	Status Affected:	None		
Description:	An unsigned multiplic	ation is	Encoding:	0000	001a fff	f ffff
	carried out between th of W and the 8-bit lite 16-bit result is placed PRODH:PRODL regi PRODH contains the W is unchanged. None of the Status fla affected. Note that neither Ove Carry is possible in th tion. A Zero result is p not detected.	ne contents ral 'k'. The in the ster pair. high byte. ngs are rflow nor his opera- bossible but	Description:	An unsign carried out of W and t 'f'. The 16- the PROD pair. PROD byte. Both W an None of th affected. Note that i Carry is po	ed multiplica t between the he register fil -bit result is s H:PRODL re DH contains ad 'f' are uncl be Status flag neither Overfl pssible in this	tion is e contents le location stored in egister the high hanged. Is are flow nor s opera-
Words:	1			tion. A Zer	ro result is po	ossible,
Cvcles:	1			but not de	tected. If 'a' i	is '0', the
Q Cvcle Activity:				overriding	the BSR val	ue. If
Q1	Q2 Q3	Q4		'a' = 1, the	en the bank v	vill be
Decode	Read Process literal 'k' Data	Write registers PRODH: PRODL	Words:	selected a (default). 1	s per the BS	R value
			O Cycle Activity:	I		
Example:	MULLW 0xC4		Q Oycle Activity.	Q2	Q3	Q4
Before Instru W PRODH PRODL After Instruct	iction = 0xE2 = ? = ? ion		Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL
PRODH PRODL	= 0xE2 $= 0xAD$ $= 0x08$		Example:	MULWF F	REG	
			Before Instru	iction		
			W REG PRODH PRODL	= 0x0 = 0x1 = ? = ?	C4 35	
			After Instruct	ion		
			W REG PRODH PRODL	= 0x0 $= 0x1$ $= 0x1$ $= 0x2$ $= 0x2$	C4 35 3A 94	

PIC18F1220/1320

TST	FSZ	Test f, ski	p if 0					
Synt	ax:	[label] T	STFSZ f[,a]				
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	5					
Ope	ration:	skip if f = 0)					
Statu	us Affected:	None						
Enco	oding:	0110	011a fff	f ffff				
Desc	cription:	If 'f' = 0, th fetched du instruction and a NOP a 2-cycle i Access Ba riding the I then the b per the BS	ne next instru ring the curre execution is is executed, nstruction. If ank will be se BSR value. If ank will be se SR value (def	ction, ent discarded making this 'a' is '0', the lected, over- 'a' is '1', elected as ault).				
Word	ds:	1						
Cycl	es:	1(2) Note: 3 cy by a	ycles if skip a a 2-word inst	and followed ruction.				
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read	Process Data	No				
lf sk	kip:		logiotor i Data					
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
If Sk	and follow	red by 2-word	d instruction:	04				
1	No	Q2 No	Q3 No	Q4 No				
	operation	operation	operation	operation				
	No	No	No	No				
	operation	operation	operation	operation				
<u>Exar</u>	<u>nple</u> :	HERE T NZERO : ZERO :	HERE TSTFSZ CNT NZERO : ZERO :					
	Before Instru PC	iction = Ad	dress (HERE))				
	After Instruct	ion						
	If CNT PC If CNT	= 0x0 = Ad ≠ 0x0	= 0x00, = Address (ZERO) ≠ 0x00,					
	PC	= Ad	dress (NZERC))				

XORLW Exclusive OR literal with W					
Synt	ax:	[label])	XORLW	k	
Ope	rands:	$0 \le k \le 28$	55		
Ope	ration:	(W) .XOF	R. k \rightarrow W	/	
State	us Affected:	N, Z			
Enco	oding:	0000	1010	kkkk	kkkk
Des	Description: The contents of W are XOR'ed with the 8-bit literal 'k'. The resu is placed in W.				
Wor	ds:	1			
Cycl	es:	1			
QC	cycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'k'	Proce Data	ess W a	rite to W

Example: XORLW 0xAF

Before Inst	ructio	n
W	=	0xB5
After Instru	ction	

W = 0x1A

22.2 DC Characteristics: Power-Down and Supply Current PIC18F1220/1320 (Industrial) PIC18LF1220/1320 (Industrial) (Continued)

PIC18LF (Indu	: 1220/1320 strial)	Standa Operati	i rd Ope i ing temp	ating Co erature	onditions (unles $-40^{\circ}C \le T$	s otherwise stated A ≤ +85°C for indust	l) Irial		
PIC18F1 (Indu	220/1320 strial, Extended)	Standa Operati	i rd Ope i ing temp	erating Co	onditions (unles -40°C ≤ T, -40°C ≤ T,	as otherwise stated $A \le +85^{\circ}C$ for indust $A \le +125^{\circ}C$ for extended	I) rrial nded		
Param No.	Device	Тур.	Max.	Units	Conditions				
	Supply Current (IDD) ^(2,3)								
	PIC18LF1220/1320	4.7	8	μΑ	-40°C				
		5.0	8	μΑ	+25°C	VDD = 2.0V			
		5.8	11	μA	+85°C				
	PIC18LF1220/1320	7.0	11	μΑ	-40°C				
		7.8	11	μΑ	+25°C	VDD = 3.0V	Fosc = 31 kHz		
		8.7	15	μA	+85°C		Internal oscillator source)		
	All devices	12	16	μΑ	-40°C		,		
		14	16	μΑ	+25°C				
		14	22	μΑ	+85°C	VDD = 3.0V			
	Extended devices	25	75	μΑ	+125°C				
	PIC18LF1220/1320	75	150	μΑ	-40°C				
		85	150	μΑ	+25°C	VDD = 2.0V			
		95	150	μΑ	+85°C				
	PIC18LF1220/1320	110	180	μΑ	-40°C				
		125	180	μΑ	+25°C	VDD = 3.0V	FOSC = 1 MHz		
		135	180	μΑ	+85°C		Internal oscillator source)		
	All devices	180	380	μΑ	-40°C				
		195	380	μA	+25°C				
		200	380	μA	+85°C	VDD = 3.0V			
	Extended devices	350	435	μA	+125°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

TABLE 22-2: LOW-VOLTAGE DETECT CHARACTERISTICS (CONTINUED)

PIC18LF1220/1320 (Industrial)				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC18F1220/1320 (Industrial, Extended)			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Chara	cteristic	Min.	Тур†	Max.	Units	Conditions	
D420F		LVD Voltage on VDD	Fransition High-to-Low	Industria	al Low Vol	tage (-40	°C to -10°	°C)	
		PIC18LF1220/1320	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved	
			LVDL<3:0> = 0001	N/A	N/A	N/A	V	Reserved	
			LVDL<3:0> = 0010	1.99	2.26	2.53	V		
			LVDL<3:0> = 0011	2.16	2.45	2.75	V		
			LVDL<3:0> = 0100	2.25	2.55	2.86	V		
			LVDL<3:0> = 0101	2.43	2.77	3.10	V		
			LVDL<3:0> = 0110	2.53	2.87	3.21	V		
			LVDL<3:0> = 0111	2.70	3.07	3.43	V		
			LVDL<3:0> = 1000	2.96	3.36	3.77	V		
			LVDL<3:0> = 1001	3.14	3.57	4.00	V		
			LVDL<3:0> = 1010	3.23	3.67	4.11	V		
			LVDL<3:0> = 1011	3.41	3.87	4.34	V		
			LVDL<3:0> = 1100	3.58	4.07	4.56	V		
			LVDL<3:0> = 1101	3.76	4.28	4.79	V		
			LVDL<3:0> = 1110	4.04	4.60	5.15	V		
		LVD Voltage on VDD	Fransition High-to-Low	Industrial (-10°C to +85°C)					
D420G		PIC18F1220/1320	LVDL<3:0> = 1101	3.93	4.28	4.62	V		
			LVDL<3:0> = 1110	4.23	4.60	4.96	V		
		LVD Voltage on VDD	Fransition High-to-Low	Industria	al (-40°C t	o -10°C)			
D420H		PIC18F1220/1320	LVDL<3:0> = 1101	3.76	4.28	4.79	V		
			LVDL<3:0> = 1110	4.04	4.60	5.15	V		
		LVD Voltage on VDD	Fransition High-to-Low	Extende	d (-10°C 1	to +85°C)		
D420J		PIC18F1220/1320	LVDL<3:0> = 1101	3.94	4.28	4.62	V		
			LVDL<3:0> = 1110	4.23	4.60	4.96	V		
		LVD Voltage on VDD	Fransition High-to-Low	Extende	d (-40°C 1	to -10°C,	+85°C to	+125°C)	
D420K		PIC18F1220/1320	LVDL<3:0> = 1101	3.77	4.28	4.79	V		
			LVDL<3:0> = 1110	4.05	4.60	5.15	V		

Legend: Shading of rows is to assist in readability of the table.

† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

Param. No.	Symbol	(Characteristic		Min.	Max.	Units	Conditions
50	TccL	CCPx Input Low	No prescaler		0.5 Tcy + 20		ns	
		Time	With prescaler	PIC18F1X20	10	_	ns	
				PIC18LF1X20	20	_	ns	
51	51 TccH CCPx Input High		No prescaler		0.5 TCY + 20	_	ns	
		Time	With prescaler	PIC18F1X20	10	_	ns	
				PIC18LF1X20	20	_	ns	
52	TccP	CCPx Input Perio	d		<u>3 Tcy + 40</u> N		ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fall	Time	PIC18F1X20	—	25	ns	
		PIC18		PIC18LF1X20	—	45	ns	
54	TccF	CCPx Output Fall	Time	PIC18F1X20	—	25	ns	
				PIC18LF1X20	—	45	ns	

TABLE 22-10: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

FIGURE 22-12: EUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



TABLE 22-11: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions	
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)					
		Clock High to Data Out Valid	PIC18F1X20	—	40	ns	
			PIC18LF1X20	_	100	ns	
121	Tckrf	Clock Out Rise Time and Fall Time	PIC18F1X20	—	20	ns	
		(Master mode)	PIC18LF1X20	—	50	ns	
122	Tdtrf	Data Out Rise Time and Fall Time	PIC18F1X20		20	ns	
			PIC18LF1X20		50	ns	

FIGURE 22-13: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A