



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f1320-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 2.6 Internal Oscillator Block

The PIC18F1220/1320 devices include an internal oscillator block, which generates two different clock signals; either can be used as the system's clock source. This can eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the system clock. It also drives a postscaler, which can provide a range of clock frequencies from 125 kHz to 4 MHz. The INTOSC output is enabled when a system clock frequency from 125 kHz to 8 MHz is selected.

The other clock source is the internal RC oscillator (INTRC), which provides a 31 kHz output. The INTRC oscillator is enabled by selecting the internal oscillator block as the system clock source, or when any of the following are enabled:

- Power-up Timer
- Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in **Section 19.0 "Special Features of the CPU"**.

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (Register 2-2).

### 2.6.1 INTIO MODES

Using the internal oscillator as the clock source can eliminate the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

### 2.6.2 INTRC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz (see Table 22-6). This changes the frequency of the INTRC source from its nominal 31.25 kHz. Peripherals and features that depend on the INTRC source will be affected by this shift in frequency.

Once set during factory calibration, the INTRC frequency will remain within  $\pm 2\%$  as temperature and VDD change across their full specified operating ranges.

### 2.6.3 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory, but can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 2-1). The tuning sensitivity is constant throughout the tuning range.

When the OSCTUNE register is modified, the INTOSC and INTRC frequencies will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately  $8 * 32 \ \mu\text{s} = 256 \ \mu\text{s}$ ). The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred. Operation of features that depend on the INTRC clock source frequency, such as the WDT, Fail-Safe Clock Monitor and peripherals, will also be affected by the change in frequency.

### 3.4.4 EXIT TO IDLE MODE

An exit from a power managed Run mode to its corresponding Idle mode is executed by setting the IDLEN bit and executing a SLEEP instruction. The CPU is halted at the beginning of the instruction following the SLEEP instruction. There are no changes to any of the clock source status bits (OSTS, IOFS or T1RUN). While the CPU is halted, the peripherals continue to be clocked from the previously selected clock source.

### 3.4.5 EXIT TO SLEEP MODE

An exit from a power managed Run mode to Sleep mode is executed by clearing the IDLEN and SCS1:SCS0 bits and executing a SLEEP instruction. The code is no different than the method used to invoke Sleep mode from the normal operating (full-power) mode.

The primary clock and internal oscillator block are disabled. The INTRC will continue to operate if the WDT is enabled. The Timer1 oscillator will continue to run, if enabled in the T1CON register (Register 12-1). All clock source Status bits are cleared (OSTS, IOFS and T1RUN).

### 3.5 Wake from Power Managed Modes

An exit from any of the power managed modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power managed modes. The clocking subsystem actions are discussed in each of the power managed modes (see Sections 3.2 through 3.4).

Note:	If application code is timing sensitive, it
	should wait for the OSTS bit to become
	set before continuing. Use the interval
	during the low-power exit sequence
	(before OSTS is set) to perform timing
	insensitive "housekeeping" tasks.

Device behavior during Low-Power mode exits is summarized in Table 3-3.

### 3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit a power managed mode and resume fullpower operation. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set. On all exits from Low-Power mode by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS		FREE	WRERR <sup>(1)</sup>	WREN	WR	RD
bit 7		·					bit 0
Legend:							
R = Reada	ible bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
S = Bit car	n only be set	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all o	ther Resets
'1' = Bit is	set	'0' = Bit is clea	ared	HC = Bit is cle	eared by hardw	are	
bit 7	<b>EEPGD:</b> Flas 1 = Access p 0 = Access d	h Program or E program Flash r lata EEPROM I	Data EEPRO nemory nemory	M Memory Sele	ct bit		
bit 6	CFGS: Flash 1 = Accesses 0 = Accesses	Program/Data s Configuration s Flash Program	EEPROM or , User ID and m or data EE	Configuration S Device ID Reg PROM Memory	elect bit isters		
bit 5	Unimplemen	ted: Read as '	כ'				
bit 4	FREE: Flash	Row Erase En	able bit				
	1 = Erase the (cleared) 0 = Perform	e program men by completion o write only	nory row add of erase oper	ressed by TBLP ation – TBLPTR	TR on the next <5:0> are igno	WR command pred)	
bit 3	WRERR: EEF	PROM Error Fla	ag bit <sup>(1)</sup>				
	1 = A write o 0 = The write	peration was ple operation com	rematurely te	erminated (any R ally	leset during se	lf-timed program	mming)
bit 2	WREN: Progr	ram/Erase Ena	ble bit				
	1 = Allows pr 0 = Inhibits p	rogram/erase c rogramming/er	ycles asing of prog	ram Flash and o	data EEPROM		
bit 1	WR: Write Co	ontrol bit					
	<ul> <li>1 = Initiates a</li> <li>(The ope bit can or</li> <li>0 = Write cyc</li> </ul>	a data EEPRON eration is self-tin nly be set (not o cle completed	I erase/write med and the cleared) in sc	cycle or a progra bit is cleared by oftware.)	am memory era hardware ond	ase cycle or writ e write is comp	e cycle. blete. The WR
bit 0	RD: Read Co	ntrol bit					
	1 = Initiates a (Read tal software. 0 = Read cor	a memory read kes one cycle. . RD bit cannot mpleted	RD is cleare be set when	ed in hardware. EEPGD = 1.)	The RD bit car	n only be set (r	not cleared) in
Note 1:	When a WRERR c tracing of the error	occurs, the EEF	GD and CFC	GS bits are not c	leared. This al	lows	

## REGISTER 6-1: EECON1: EEPROM CONTROL 1 REGISTER

### 6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and place it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing a TBLRD instruction places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation. The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

## FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



### EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

READ WORD	MOVLW MOVWF MOVLW MOVUF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	; ;	Load TBLPTR with the base address of the word
	TBLRD*+	÷	;	read into TABLAT and increment TBLPTR
	MOVFW	TABLAT	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+	÷	;	read into TABLAT and increment TBLPTR
	MOVFW	TABLAT	;	get data
	MOVWF	WORD_ODD		

## 7.0 DATA EEPROM MEMORY

The data EEPROM is readable and writable during normal operation over the entire VDD range. The data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFR).

There are four SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEADR

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. These devices have 256 bytes of data EEPROM with an address range from 00h to FFh.

The EEPROM data memory is rated for high erase/ write cycle endurance. A byte write automatically erases the location and writes the new data (erasebefore-write). The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip to chip. Please refer to parameter D122 (Table 22-1 in **Section 22.0** "**Electrical Characteristics**") for exact limits.

## 7.1 EEADR

The address register can address 256 bytes of data EEPROM.

## 7.2 EECON1 and EECON2 Registers

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit, EEPGD, determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed. Control bit, CFGS, determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit enables and disables erase and write operations. When set, erase and write operations are allowed. When clear, erase and write operations are disabled – the WR bit cannot be set while the WREN bit is clear. This mechanism helps to prevent accidental writes to memory due to errant (unexpected) code execution.

Firmware should keep the WREN bit clear at all times, except when starting erase or write operations. Once firmware has set the WR bit, the WREN bit may be cleared. Clearing the WREN bit will not affect the operation in progress.

The WRERR bit is set when a write operation is interrupted by a Reset. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), as these registers have cleared as a result of the Reset.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.1 "Table Reads and Table Writes"** regarding table reads.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when write is complete. It must be cleared in software.

### FIGURE 10-10: BLOCK DIAGRAM OF RB3/CCP1/P1A PIN



## 12.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- · Reset from CCP module special event trigger
- Status of system clock operation

Figure 12-1 is a simplified block diagram of the Timer1 module.

Register 12-1 details the Timer1 Control register. This register controls the operating mode of the Timer1 module and contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

The Timer1 oscillator can be used as a secondary clock source in power managed modes. When the T1RUN bit is set, the Timer1 oscillator is providing the system clock. If the Fail-Safe Clock Monitor is enabled and the Timer1 oscillator fails while providing the system clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications, with only a minimal addition of external components and code overhead.

R/W-0/0	R-1/1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	<b>T1SYNC</b>	TMR1CS	TMR10N
bit 7							bit 0

### REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	<ul> <li>RD16: 16-bit Read/Write Mode Enable bit</li> <li>1 = Enables register read/write of TImer1 in one 16-bit operation</li> <li>0 = Enables register read/write of Timer1 in two 8-bit operations</li> </ul>
bit 6	<b>T1RUN:</b> Timer1 System Clock Status bit 1 = System clock is derived from Timer1 oscillator 0 = System clock is derived from another source
bit 5-4	<b>T1CKPS&lt;1:0&gt;:</b> Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value
bit 3	<ul> <li>T1OSCEN: Timer1 Oscillator Enable bit</li> <li>1 = Timer1 oscillator is enabled</li> <li>0 = Timer1 oscillator is shut off The oscillator inverter and feedback resistor are turned off to eliminate power drain.</li> </ul>
bit 2	TISYNC: Timer1 External Clock Input Synchronization Select bit         When TMR1CS = 1:         1 = Do not synchronize external clock input         0 = Synchronize external clock input         When TMR1CS = 0:         This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.
bit 1	<b>TMR1CS:</b> Timer1 Clock Source Select bit 1 = External clock from pin RB6/PGC/T1OSO/T13CKI/P1C/KBI2 (on the rising edge) 0 = Internal clock (Fosc/4)
bit 0	TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1

## 15.5.7.1 Auto-Shutdown and Automatic Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module, following a shutdown event. This is enabled by setting the PRSEN bit of the PWM1CON register (PWM1CON<7>).

In Shutdown mode with PRSEN = 1 (Figure 15-12), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCPASE bit is automatically cleared. If PRSEN = 0 (Figure 15-13), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled
	while a shutdown condition is active.

Independent of the PRSEN bit setting, the ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.

## 15.5.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the off state, until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper output mode and complete a full PWM cycle, before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

### FIGURE 15-12: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)







© 2002-2015 Microchip Technology Inc.

## 17.7 A/D Conversions

Figure 17-3 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Low-Power Sleep mode before the conversion begins.

Figure 17-4 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/ D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

**Note:** The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

### FIGURE 17-3: A/D CONVERSION TAD CYCLES (Acqt<2:0> = 000, Tacq = 0)



### FIGURE 17-4: A/D CONVERSION TAD CYCLES (Acqt<2:0> = 010, Tacq = 4 TaD)



## 18.0 LOW-VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks", before the device voltage exits the valid operating range. This can be done using the Low-Voltage Detect module.

This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source.

The Low-Voltage Detect circuitry is completely under software control. This allows the circuitry to be turned off by the software, which minimizes the current consumption for the device. Figure 18-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shut down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. The difference, TB – TA, is the total time for shutdown.

The block diagram for the LVD module is shown in Figure 18-2 (following page). A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.

Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the 1.2V internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 18-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).

### FIGURE 18-1: TYPICAL LOW-VOLTAGE DETECT APPLICATION



### 18.2.1 REFERENCE VOLTAGE SET POINT

The internal reference voltage of the LVD module may be used by other internal circuitry (the programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low-voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter 36. The low-voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 18-4.

### 18.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter D022B.

## 18.3 Operation During Sleep

When enabled, the LVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

## 18.4 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the LVD module to be turned off.

# PIC18F1220/1320

ΒZ		Branch if	Zero		CAL	L	Subroutin	ne Call		
Synt	ax:	[label] B	Zn		Synt	ax:	[label] (	CALL k [,s]		
Opei	rands:	-128 ≤ n ≤	127		Ope	rands:	$0 \le k \le 10$	48575		
Ope	ration:	if Zero bit (PC) + 2 +	is '1' · 2n → PC		Ope	ration:	s ∈ [0,1] (PC) + 4 -	→ TOS,		
Status Affected: Encoding: Description:		None       1110     0000     nnnn     nnnn       If the Zero bit is '1', then the program will branch.						$\begin{split} k &\rightarrow \text{PC}<20:1>,\\ \text{if } s = 1\\ (\text{W}) &\rightarrow \text{WS},\\ (\text{Status}) &\rightarrow \text{STATUSS},\\ (\text{BSR}) &\rightarrow \text{BSRS} \end{split}$		
		added to the added	he PC. Since mented to fe , the new ad n. This instru-	the PC will etch the next dress will be action is then	Statu Enco 1st v 2nd	us Affected: oding: vord (k<7:0> word(k<19:8 printion:	None	110s $k_7k$ $k_{19}kkk$ $kkl$	kk kkkk <sub>0</sub> kk kkkk <sub>8</sub>	
Word	ds:	1			Dest		memory ra	ange. First, r	eturn	
Cvcl	es:	1(2)					address (I	PC + 4) is pu	shed onto	
Q C If Ju	ycle Activity:						Status and pushed in	d BSR regist to their respe	ers are also ective	
	, Q1	Q2	Q3	Q4			shadow re	gisters, WS,	STATUSS	
	Decode	Read literal 'n'	Process Data	Write to PC			and BSRS occurs (de	6. If 's' = 0, n efault). Then,	o update the 20-bit	
	No	No	No	No			CALL is a	2-cvcle instr	PC<20:1>. uction.	
If No	operation	operation	operation	operation	Word	ds:	2	,		
	Q1	Q2	Q3	Q4	Cvcl	es:	2			
	Decode	Read literal 'n'	Process Data	No operation	QC	ycle Activity:	- 02	03	04	
<u>Exar</u>	<u>nple</u> : Before Instru	HERE	BZ Jump			Decode	Read literal 'k'<7:0>,	Push PC to stack	Read literal 'k'<19:8>, Write to PC	
	PC	= ad	dress (HERE	)		No	No	No	No	
	After Instruc	tion				operation	operation	operation	operation	
	If Zero PC If Zero PC	= 1; = add = 0; = add	dress (Jump) dress (HERE	+ 2)	<u>Exar</u>	n <u>ple</u> : Before Instru	HERE	CALL THE	RE, FAST	
						PC After Instruct	= address	6 (HERE)		
						After Instruct	tion			

on			
=	address	(THERE)	
=	address	(HERE +	4)
=	W		
=	BSR		
=	Status		
	on = = = =	on = address = address = W = BSR = Status	on = address (THERE) = address (HERE + = W = BSR = Status

# PIC18F1220/1320

COMF Complement f								
Syntax:	[label] (	[ label ] COMF f [,d [,a]]						
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$						
Operation:	$(\overline{f}) \rightarrow dest$	:						
Status Affected:	N, Z							
Encoding:	0001	11da	ffff	ffff				
	compleme result is si (default). Bank will the BSR v bank will b BSR value	ented. If tored in tored ba If 'a' is '( be selec value. If coe selec e (defau	'd' is '0', W. If 'd' i nck in reg 0', the Ac cted, ove 'a' = 1, th ted as po It).	the is '1', the jister 'f' ccess rriding nen the er the				
Words:	1							
Cycles:	1	1						
Q Cycle Activity:								
Q1	Q2	Q	3	Q4				
Decode	Read register 'f'	Proce Dat	ess N a de	Write to estination				
Example:	COMF	REG,	W					
Before Instru REG After Instruct REG W	iction = 0x13 ion = 0x13 = 0xEC							

CPF	SEQ	Compare	Compare f with W, skip if f = W						
Synt	ax:	[ label ]	CPFSEQ	) f[,a]					
Oper	rands:	0 ≤ f ≤ 25 a ∈ [0,1]	$\begin{array}{l} 0\leq f\leq 255\\ a\in [0,1] \end{array}$						
Oper	ration:	(f) – (W), skip if (f) : (unsigned	(f) - (W), skip if $(f) = (W)$ (unsigned comparison)						
Statu	is Affected:	None	None						
Enco	oding:	0110	001a	ffff	ffff				
Desc	cription: ds:	Compare: memory li of W by p subtraction if 'f' = W, instruction is execute 2-cycle in Access B overriding then the b per the B 1	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).						
Cycle	<u>oc</u> .	1(2)	1(2)						
<b>Note:</b> 3 cycles if skip and follow by a 2-word instruction.				followed tion.					
	Q1	Q2	Q3		Q4				
	Decode	Read register 'f'	Proce Data	ss a oj	No peration				
lf sk	ip:								
г	Q1	Q2	Q3		Q4				
	No	No	No	ion	No				
lf sk	in and follow	ved by 2-wor	d instruc	tion	operation				
11 51	p and lonow Q1	Q2	Q3		Q4				
	No	No	No		No				
	operation	operation	operat	ion o	peration				
	No	No	No		No				
	operation	operation	operat	ion o	peration				
Example:		HERE NEQUAL EQUAL	HERE CPFSEQ REG NEQUAL : EOUAL :						
	Before Instru	iction							
	PC Addre	ess = HI	ERE						
	W REG	= ? = ?							
	After Instruct	ion .							
	If REG	= W	;						
	PC If REG	= Ao ≠ ₩	ddress (I	EQUAL)					
	PC	= A0	= Address (NEQUAL)						

# PIC18F1220/1320

SLE	EP	Enter Sle	Enter Sleep mode					
Syntax:		[ label ]	[label] SLEEP					
Operands:		None						
Operation:		$\begin{array}{l} 00h \rightarrow W \\ 0 \rightarrow WDT \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow PD \end{array}$	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \text{ postscaler,} \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$					
Status Affected:		TO, PD	TO, PD					
Enco	oding:	0000	0000 000	00 0011				
Deso	cription:	The Power is cleared (TO) is se and its po The proce mode witl	The Power-down Status bit (PD) is cleared. The Time-out status bit (TO) is set. The Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped.					
Word	ds:	1						
Cycl	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	No operation	Process Data	Go to Sleep				
<u>Exar</u>	<u>mple</u> :	SLEEP						
Before Instruction $ \frac{\overline{TO}}{PD} = ? $ After Instruction $ \frac{\overline{TO}}{PD} = 1 + \frac{1}{PD} = 0 $ t If WDT causes wake-up, this bit is cleared								
-								

SUBFWB		Subtract f from W with borrow					
Syntax:		[ <i>label</i> ] SUBFWB f [,d [,a]]					
Operands:		$0 \le f \le 25$	5				
		d∈[0,1] a∈[0,1]					
Operation:		$a \in [0, 1]$ (W) – (f) – ( $\overline{C}$ ) $\rightarrow$ dest					
Status Affected:		N, OV, C	, DC, Z				
Encoding:	[	0101	01da ffi	ff ffff			
Description:	:	Subtract	register 'f' and	d Carry flag			
		(borrow) from W (2's complement					
	:	stored in	W. If 'd' is '1',	the result is			
	:	stored in	register 'f' (de	fault). If 'a' is			
		'0', the Access Bank will be selected overriding the BSR value					
		lf 'a' is '1'	, then the bar	nk will be			
	:	selected as per the BSR value					
Words:		1					
Cycles:		1					
Q Cycle Activity:							
Q1		Q2	Q3	Q4			
Decode	re	Read qister 'f'	Process Data	Write to destination			
Example 1: SUBFWB REG							
Before Instru	ictic	n					
REG W	=	0x03 0x02					
C After Instruct	= ion	0x01					
REG	=	0xFF					
W C	=	0x02 0x00					
Z N	= =	0x00 0x01	; result is ne	egative			
Example 2:		SUBFWB	REG, 0, 0				
Before Instru	ictic	n					
REG W	=	2 5					
C = 1 After Instruction							
REG	=	2					
Č	=	3					
Z = N =		0	; result is positive				
Example 3:	1	SUBFWB	REG, 1, 0				
Before Instru	ictic	n					
W	=	1 2					
C After Instruct	= ion	0					
REG	=	0					
vv <u>C</u>	=	2					
Z N	=	1 0	; result is ze	ero			

### 21.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

## 21.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

### TABLE 22-2: LOW-VOLTAGE DETECT CHARACTERISTICS (CONTINUED)

PIC18LF1220/1320 (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC18F1220/1320 (Industrial, Extended)			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$					
Param No.	Symbol	Chara	Min.	Тур†	Max.	Units	Conditions	
D420F LVD Voltage on VDD Transition High-to-Low			Industrial Low Voltage (-40°C to -10°C)					
		PIC18LF1220/1320	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved
			LVDL<3:0> = 0001	N/A	N/A	N/A	V	Reserved
			LVDL<3:0> = 0010	1.99	2.26	2.53	V	
			LVDL<3:0> = 0011	2.16	2.45	2.75	V	
			LVDL<3:0> = 0100	2.25	2.55	2.86	V	
			LVDL<3:0> = 0101	2.43	2.77	3.10	V	
			LVDL<3:0> = 0110	2.53	2.87	3.21	V	
			LVDL<3:0> = 0111	2.70	3.07	3.43	V	
			LVDL<3:0> = 1000	2.96	3.36	3.77	V	
			LVDL<3:0> = 1001	3.14	3.57	4.00	V	
			LVDL<3:0> = 1010	3.23	3.67	4.11	V	
			LVDL<3:0> = 1011	3.41	3.87	4.34	V	
			LVDL<3:0> = 1100	3.58	4.07	4.56	V	
			LVDL<3:0> = 1101	3.76	4.28	4.79	V	
			LVDL<3:0> = 1110	4.04	4.60	5.15	V	
		LVD Voltage on VDD Transition High-to-Low		Industrial (-10°C to +85°C)				
D420G		PIC18F1220/1320	LVDL<3:0> = 1101	3.93	4.28	4.62	V	
		LVDL<3:0> = 1110	4.23	4.60	4.96	V		
		LVD Voltage on VDD Transition High-to-Low		Industrial (-40°C to -10°C)				
D420H		PIC18F1220/1320	LVDL<3:0> = 1101	3.76	4.28	4.79	V	
			LVDL<3:0> = 1110	4.04	4.60	5.15	V	
		LVD Voltage on VDD Transition High-to-Low		Extended (-10°C to +85°C)				
D420J	PIC18F1220	PIC18F1220/1320	LVDL<3:0> = 1101	3.94	4.28	4.62	V	
			LVDL<3:0> = 1110	4.23	4.60	4.96	V	
		LVD Voltage on VDD Transition High-to-Low		Extended (-40°C to -10°C, +85°C to +125°C)				
D420K		PIC18F1220/1320	LVDL<3:0> = 1101	3.77	4.28	4.79	V	
			LVDL<3:0> = 1110	4.05	4.60	5.15	V	

Legend: Shading of rows is to assist in readability of the table.

† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.



FIGURE 23-7: MAXIMUM IDD vs. Fosc OVER VDD PRI\_RUN, EC MODE, -40°C TO +125°C







FIGURE 23-35: AVERAGE Fosc vs. VDD FOR VARIOUS R'S EXTERNAL RC MODE, C = 100 pF, TEMPERATURE = +25°C

FIGURE 23-36: AVERAGE FOSC vs. VDD FOR VARIOUS R'S EXTERNAL RC MODE, C = 300 pF, TEMPERATURE = +25°C



### 18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	18			
Pitch	е	1.27 BSC			
Overall Height	A	2.65			
Molded Package Thickness	A2	2.05	-	I	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	11.55 BSC			
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF			
Lead Angle	Θ	0°	-	I	
Foot Angle	$\varphi$	0°	-	8°	
Lead Thickness	С	0.20	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	_	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-051C Sheet 2 of 2

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A