



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f1320-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2:PIC18F1220/1320 PINOUT I/O DESCRIPTIONS

	Pin Number			D .	5 "	
Pin Name	PDIP/ SOIC	SSOP	QFN	Pin Type	Buffer Type	Description
MCLR/Vpp/RA5 MCLR	4	4	1	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-lov Reset to the device.
VPP				Р	—	Programming voltage input.
RA5				I	ST	Digital input.
OSC1/CLKI/RA7 OSC1	16	18	21	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise.
CLKI				I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7				I/O	ST	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	15	17	20	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0		In RC, EC and INTRC modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes instruction cycle rate.
RA6				I/O	ST	General purpose I/O pin.
						PORTA is a bidirectional I/O port.
RA0/AN0	1	1	26			
RA0 AN0				I/O I	ST Analog	Digital I/O. Analog input 0.
RA1/AN1/LVDIN	2	2	27	•	7 maiog	, halog input o.
RA1		_		I/O	ST	Digital I/O.
AN1				 	Analog	Analog input 1.
	0	7	7	I	Analog	Low-Voltage Detect input.
RA2/AN2/VREF- RA2	6	7	7	I/O	ST	Digital I/O.
AN2	1			1	Analog	Analog input 2.
VREF-	1			Т	Analog	A/D reference voltage (low) input.
RA3/AN3/VREF+	7	8	8		o 	
RA3 AN3	1			1/O 1	ST Analog	Digital I/O. Analog input 3.
VREF+					Analog	A/D reference voltage (high) input.
RA4/T0CKI	3	3	28			
RA4 T0CKI				I/O I	ST/OD ST	Digital I/O. Open-drain when configured as output. Timer0 external clock input.
RA5						See the MCLR/VPP/RA5 pin.
RA6						See the OSC2/CLKO/RA6 pin.
RA7	1					See the OSC1/CLKI/RA7 pin.
ST = S O = O	TL compa chmitt Tri utput	gger inp	ut with (evels	CMOS = CMOS compatible input or output I = Input P = Power

TABLE 4-3:			CONDITIONS FOR AL	L REGISTERS (CONTI		
Register		icable ices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
BSR	1220	1320	0000	0000	uuuu	
INDF2	1220	1320	N/A	N/A	N/A	
POSTINC2	1220	1320	N/A	N/A	N/A	
POSTDEC2	1220	1320	N/A	N/A	N/A	
PREINC2	1220	1320	N/A	N/A	N/A	
PLUSW2	1220	1320	N/A	N/A	N/A	
FSR2H	1220	1320	0000	0000	uuuu	
FSR2L	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu	
STATUS	1220	1320	x xxxx	u uuuu	u uuuu	
TMR0H	1220	1320	0000 0000	0000 0000	uuuu uuuu	
TMR0L	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TOCON	1220	1320	1111 1111	1111 1111	uuuu uuuu	
OSCCON	1220	1320	0000 q000	0000 q000	uuuu qquu	
LVDCON	1220	1320	00 0101	00 0101	uu uuuu	
WDTCON	1220	1320	0	0	u	
RCON ⁽⁴⁾	1220	1320	01 11q0	0q qquu	uu qquu	
TMR1H	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TMR1L	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu	
T1CON	1220	1320	0000 0000	u0uu uuuu	uuuu uuuu	
TMR2	1220	1320	0000 0000	0000 0000	uuuu uuuu	
PR2	1220	1320	1111 1111	1111 1111	1111 1111	
T2CON	1220	1320	-000 0000	-000 0000	-uuu uuuu	
ADRESH	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu	
ADRESL	1220	1320	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ADCON0	1220	1320	00-0 0000	00-0 0000	uu-u uuuu	
ADCON1	1220	1320	-000 0000	-000 0000	-uuu uuuu	
ADCON2	1220	1320	0-00 0000	0-00 0000	u-uu uuuu	
CCPR1H	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu	
CCPR1L	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu	
CCP1CON	1220	1320	0000 0000	0000 0000	uuuu uuuu	
PWM1CON	1220	1320	0000 0000	0000 0000	uuuu uuuu	
ECCPAS	1220	1320	0000 0000	0000 0000	uuuu uuuu	

TABLE 4-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-2 for Reset value for specific condition.

- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the Oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
- **6:** Bit 5 of PORTA is enabled if \overline{MCLR} is disabled.





FIGURE 4-7: TIME-OUT SEQUENCE ON POR W/PLL ENABLED (MCLR TIED TO VDD)



File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:
TMR1H	Timer1 Regis	ster High Byte							XXXX XXXX	35, 103
TMR1L	Timer1 Regis	ster Low Byte							xxxx xxxx	35, 103
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	35, 98
TMR2	Timer2 Regis	ster							0000 0000	35, 104
PR2	Timer2 Perio	d Register							1111 1111	35, 104
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	35, 104
ADRESH	A/D Result R	egister High E	Byte						xxxx xxxx	35, 159
ADRESL	A/D Result R	egister Low B	Byte						xxxx xxxx	35, 159
ADCON0	VCFG1	VCFG0	_	CHS2	CHS1	CHS0	GO/DONE	ADON	00-0 0000	35, 150
ADCON1	_	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	-000 0000	35, 151
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	35, 152
CCPR1H	Capture/Con	npare/PWM R	egister 1 High	Byte					XXXX XXXX	35. 110
CCPR1L	Capture/Con	npare/PWM R	egister 1 Low	Byte					XXXX XXXX	35, 110
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	35, 109
PWM1CON	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	35, 121
ECCPAS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	35, 122
TMR3H	Timer3 Regis	ster High Byte							XXXX XXXX	36, 108
TMR3L	Timer3 Regis	ster Low Byte							xxxx xxxx	36, 108
T3CON	RD16	_	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0-00 0000	36, 106
SPBRGH	EUSART Ba	ud Rate Gene	rator High By	te					0000 0000	36
SPBRG	EUSART Baud Rate Generator Low Byte									36, 130
RCREG	EUSART Re	ceive Registe	r						0000 0000	36, 138, 137
TXREG	EUSART Tra	ansmit Registe	er						0000 0000	36, 135, 137
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	36, 127
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	36, 128
BAUDCTL	_	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	-1-1 0-00	36, 129
EEADR	EEPROM Ac	dress Registe	er	•	•		•	•	0000 0000	36, 64
EEDATA	EEPROM Da	ata Register							0000 0000	36, 67
EECON2	EEPROM Co	ontrol Register	r 2 (not a phys	sical register)					0000 0000	36, 56, 64
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	36, 57, 65
IPR2	OSCFIP	_	—	EEIP	_	LVDIP	TMR3IP	—	11 -11-	36, 80
PIR2	OSCFIF	_	_	EEIF	_	LVDIF	TMR3IF	—	00 -00-	36, 76
PIE2	OSCFIE	_	_	EEIE	_	LVDIE	TMR3IE	_	00 -00-	36, 78
IPR1	_	ADIP	RCIP	TXIP	_	CCP1IP	TMR2IP	TMR1IP	-111 -111	36, 79
PIR1	—	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	-000 -000	36, 75
PIE1	_	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000 -000	36, 77
OSCTUNE	—	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	36, 14
TRISB	Data Directio	on Control Reg	gister for POR	TB			•		1111 1111	36, 94
TRISA	TRISA7(2)	TRISA6 ⁽¹⁾	_	Data Directio	n Control Reg	jister for POR	TA		11-1 1111	36, 85
LATB	Read/Write F	PORTB Data L	atch	•					xxxx xxxx	36, 94
LATA	LATA<7> ⁽²⁾	LATA<6>(1)	_	Read/Write F	PORTA Data L	.atch			xx-x xxxx	36, 85
PORTB	Read PORT	B pins, Write F	PORTB Data	Latch					xxxx xxxx	36, 94
PORTA	RA7 ⁽²⁾	RA6 ⁽¹⁾	RA5 ⁽⁴⁾	Read PORT	A pins, Write F	ORTA Data L	_atch		xx0x 0000	36, 85

TABLE 5-2:	REGISTER FILE SUMMARY	(PIC18F1220/1320)	(CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition **Note** 1:RA6 and associated bits are configured as port pins in RCIO, ECIO and INTIO2 (with port function on RA6) Oscillator mode only and read '0' in all other oscillator modes.

RA7 and associated bits are configured as port pins in INTIO2 Oscillator mode only and read '0' in all other modes. 2:

Bit 21 of the PC is only available in Test mode and Serial Programming modes.
 The RA5 port bit is only available when MCLRE fuse (CONFIG3H<7>) is programmed to '0'. Otherwise, RA5 reads '0'. This bit is read-only.

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	_	FREE	WRERR ⁽¹⁾	WREN	WR	RD
bit 7				· ·			bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
S = Bit can or	nly be set	x = Bit is unk	nown	-n/n = Value a	t POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cle	eared	HC = Bit is cle	ared by hardw	are	
bit 7	EEPGD: Fla	sh Program or	Data EEPRO	M Memory Selec	ct bit		
		program Flash		,			
		data EEPROM					
bit 6	CFGS: Flas	h Program/Data	a EEPROM or	Configuration S	elect bit		
				Device ID Reg	isters		
		-		PROM Memory			
bit 5	•	nted: Read as					
bit 4		n Row Erase Er					
				ressed by TBLP ⁻ ation – TBLPTR			
	0 = Perform	• •	or erase oper			ieu)	
bit 3	WRERR: EE	EPROM Error F	lag bit ⁽¹⁾				
				rminated (any R	eset during sel	lf-timed prograr	nming)
	0 = The writ	te operation cor	mpleted norma	ally			
bit 2	WREN: Prog	gram/Erase Ena	able bit				
		program/erase	,				
1.1.4			rasing of prog	ram Flash and o	ata EEPROM		
bit 1	WR: Write C		Maraakurita				
				cycle or a progra bit is cleared by			
		only be set (not					
		cle completed					
bit 0	RD: Read C	ontrol bit					
		a memory read					
		akes one cycle e. RD bit canno		ed in hardware.	The RD bit car	n only be set (r	not cleared) i
	0 = Read co			LLI GD – 1.)			
Note 1: W	hen a WRERR	occurs the EE	PGD and CE(25 hits are not c	laarad This all	0.005	

REGISTER 6-1: EECON1: EEPROM CONTROL 1 REGISTER

6.5 Writing to Flash Program Memory


The programming block size is 4 words or 8 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are eight holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction must be executed eight times for each programming operation. All of the table write operations will essentially be short writes, because only the holding registers are written. At the end of updating eight registers, the EECON1 register must be written to, to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer with address being erased.
- 4. Do the row erase procedure (see Section 6.4.1 "Flash Program Memory Erase Sequence").
- 5. Load Table Pointer with address of first byte being written.
- 6. Write the first 8 bytes into the holding registers with auto-increment.
- Set the EECON1 register for the write operation:
 set EEPGD bit to point to program memory;
 - •clear the CFGS bit to access program memory;
 - •set WREN bit to enable byte writes.
- 8. Disable interrupts.
- 9. Write 55h to EECON2.

- 10. Write AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Execute a NOP.
- 14. Re-enable interrupts.
- 15. Repeat steps 6-14 seven times to write 64 bytes.
- 16. Verify the memory (table read).


This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 6-3.

R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0				
INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	e bit	U = Unimplem	ented bit, rea	d as '0'					
u = Bit is unc	hanged	x = Bit is unl	known	•		DR/Value at all o	ther Resets				
'1' = Bit is set	t	'0' = Bit is cl	eared								
bit 7	INT2IP: INT2	2 External Inte	rrupt Priority bit	t							
	1 = High prid0 = Low prid										
bit 6	INT1IP: INT1	External Inte	rrupt Priority bit	t							
	1 = High prid0 = Low prid	,									
bit 5	Unimplemer	nted: Read as	'0'								
bit 4	INT2IE: INT2	2 External Inte	rrupt Enable bit	t							
		the INT2 extent the INT2 extent									
bit 3	INT1IE: INT1	INT1IE: INT1 External Interrupt Enable bit									
		the INT1 extent the INT1 extent									
bit 2	Unimplemer	nted: Read as	'0'								
bit 1	INT2IF: INT2	2 External Inte	rrupt Flag bit								
			rrupt occurred rrupt did not oc	(must be cleare	d in software)	1					
bit 0	INT1IF: INT1	External Inte	rrupt Flag bit								
			rrupt occurred rrupt did not oc	(must be cleare	d in software)	1					
Note: Int	terrupt flag bits a	are set when a	n interrupt								

REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3

Note:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the Global
	Interrupt Enable bit. User software should
	ensure the appropriate interrupt flag bits
	are clear prior to enabling an interrupt.
	This feature allows for software polling.






15.5.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin RB3/CCP1/P1A is continuously active and pin RB7/PGD/T1OSI/P1D/KBI3 is modulated. In the Reverse mode, pin RB6/PGC/T10S0/T13CKI/P1C/KBI2 is continuously active and pin RB2/P1B/INT2 is modulated. These are illustrated in Figure 15-8.





The TRISB<3:2> and TRISB<7:6> bits must be cleared to make the P1A, P1B, P1C and P1D pins output.

15.5.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP1 module for PWM operation:

- 1. Configure the PWM pins P1A and P1B (and P1C and P1D, if used) as inputs by setting the corresponding TRISB bits.
- 2. Set the PWM period by loading the PR2 register.
- Configure the ECCP module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
 - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- 4. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- 5. For Half-Bridge Output mode, set the deadband delay by loading PWM1CON<6:0> with the appropriate value.
- 6. If auto-shutdown operation is required, load the ECCPAS register:
 - Select the auto-shutdown sources using the ECCPAS<2:0> bits.
 - Select the shutdown states of the PWM output pins using PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
 - Set the ECCPASE bit (ECCPAS<7>).
- 7. If auto-restart operation is required, set the PRSEN bit (PWM1CON<7>).
- 8. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
 - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
 - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 9. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMR2 overflows (TMR2IF bit is set).
 - Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRISB bits.
 - Clear the ECCPASE bit (ECCPAS<7>).

15.5.10 OPERATION IN LOW-POWER MODES

In the Low-Power Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency may not be stable if the INTOSC is being used.

In PRI_IDLE mode, the primary clock will continue to clock the ECCP module without change.

In all other low-power modes, the selected low-power mode clock will clock Timer2. Other low-power mode clocks will most likely be different than the primary clock frequency.

15.5.10.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled (CONFIG1H<6> is programmed), a clock failure will force the device into the Low-Power RC_RUN mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP will then be clocked from the INTRC clock source, which may have a different clock frequency than the primary clock. By loading the IRCF2:IRCF0 bits on Resets, the user can enable the INTOSC at a high clock speed in the event of a clock failure.

See the previous section for additional details.

15.5.11 EFFECTS OF A RESET

Both power-on and subsequent Resets will force all ports to input mode and the CCP registers to their Reset states.

This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.




FIGURE 16-1: AUTOMATIC BAUD RATE CALCULATION

16.3 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is eight bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCTL<3>). Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

Asynchronous mode is available in all low-power modes; it is available in Sleep mode only when autowake-up on Sync Break is enabled. When in PRI_IDLE mode, no changes to the Baud Rate Generator values are required; however, other low-power mode clocks may operate at another frequency than the primary clock. Therefore, the Baud Rate Generator values may need to be adjusted.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-bit Break Character Transmit
- Auto-Baud Rate Detection

16.3.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 16-2. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available).

Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and flag bit, TXIF (PIR1<4>), is set. This interrupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit, TXIF, will be set, regardless of the state of enable bit, TXIE, and cannot be cleared in software. Flag bit, TXIF, is not cleared immediately upon loading the Transmit Buffer register, TXREG. TXIF becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results.

While flag bit, TXIF, indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit, TRMT, is a readonly bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1: The TSR register is not mapped in data memory, so it is not available to the user.2: Flag bit, TXIF, is set when enable bit,


 Flag bit, TXIF, is set when enable bit, TXEN, is set. The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVSS), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input, or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is <u>loaded</u> into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 17-1.



17.8 Use of the CCP1 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP1 module. This requires that the CCP1M3:CCP1M0 bits (CCP1CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal

software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

		Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 0000	0000 0000
_	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
-	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
_	ADIP	RCIP	TXIP	—	CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
OSCFIF	-	_	EEIF		LVDIF	TMR3IF	-	00 -00-	00 -00-
OSCFIE	_	—	EEIE	_	LVDIE	TMR3IE	_	00 -00-	00 -00-
OSCFIP	—	_	EEIP	—	LVDIP	TMR3IP	—	11 -11-	11 -11-
A/D Result	Register Hi	gh Byte						xxxx xxxx	uuuu uuuu
A/D Result	Register Lo	w Byte						xxxx xxxx	uuuu uuuu
VCFG1	VCFG0	_	CHS2	CHS1	CHS0	GO/DONE	ADON	00-0 0000	00-0 0000
_	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	-000 0000	-000 0000
ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	0-00 0000
RA7 ⁽³⁾	RA6 ⁽²⁾	RA5 ⁽¹⁾	RA4	RA3	RA2	RA1	RA0	qq0x 0000	uu0u 0000
TRISA7 ⁽³⁾	TRISA6 ⁽²⁾	_	PORTA Dat	a Directior	n Register			qq-1 1111	11-1 1111
Read PORT	ГВ pins, Writ	te LATB La	tch					xxxx xxxx	uuuu uuuu
PORTB Dat	ta Direction	Register						1111 1111	1111 1111
PORTB Ou	tput Data La	itch						xxxx xxxx	uuuu uuuu
	GIEH — OSCFIF OSCFIF OSCFIP A/D Result A/D Result VCFG1 — ADFM RA7 ⁽³⁾ TRISA7 ⁽³⁾ Read PORT PORTB Dai PORTB Dai	GIEH GIEL ADIF ADIF ADIP OSCFIF OSCFIF OSCFIP A/D Result Register Hi A/D Result Register Loc VCFG1 VCFG0 PCFG6 ADFM RA7 ⁽³⁾ RA6 ⁽²⁾ TRISA7 ⁽³⁾ TRISA6 ⁽²⁾ Read PORTB pins, Writ PORTB Data Direction PORTB Output Data La	GIEH GIEL — ADIF RCIF — ADIE RCIF — ADIP RCIP OSCFIF — — OSCFIF — — OSCFIP — — A/D Result Register High Byte A/D Result Register High Byte A/D Result Register Low Byte VCFG1 VCFG1 VCFG0 — — PCFG6 PCFG5 ADFM — ACQT2 RA7 ⁽³⁾ RA6 ⁽²⁾ RA5 ⁽¹⁾ TRISA7 ⁽³⁾ TRISA6 ⁽²⁾ — Read PORTB pins, Write LATB La PORTB Data Direction Register PORTB Output Data Latch —	GIEH GIEL Image: state	GIEHGIELImage: Constraint of the second secon	GIEHGIELADIADIADIFRCIFTXIFCCP1IFADIERCIETXIECCP1IEADIPRCIPTXIPCCP1IPOSCFIFEEIFLVDIFOSCFIEEEIFLVDIFOSCFIPEEIPLVDIPA/D Result Register High ByteA/D Result Register High ByteVCFG1VCFG0CHS2CHS1VCFG1VCFG0CHS2CHS1CHS0PCFG6PCFG5PCFG4PCFG3PCFG2ADFMACQT2ACQT1ACQT0ADCS2RA7(3)RA6(2)RA5(1)RA4RA3RA2TRISA7(3)TRISA6(2)PORTA Data Direction RegisterRead PORTB pins, Write LATB LatchPORTB Data Direction Register	GIEHGIELADIAADIAADIAADIFRCIFTXIFCCP1IFTMR2IFADIERCIETXIECCP1IETMR2IFADIPRCIPTXIPCCP1IPTMR2IPOSCFIFEEIFLVDIFTMR3IFOSCFIEEEIFLVDIFTMR3IFOSCFIPEEIPLVDIPTMR3IPA/D Result Register High ByteA/D Result Register High ByteVCFG1VCFG0CHS2CHS1CHS0GO/DONEPCFG6PCFG5PCFG4PCFG3PCFG2PCFG1ADFMACQT2ACQT1ACQT0ADCS2ADCS1ADFMACQT2ACQT1ACQT0ADCS2ADCS1RA7(3)RA6(2)RA5(1)RA4RA3RA2RA1TRISA7(3)TRISA6(2)PORTA Data Direction RegisterFORTB Data Direction RegisterPORTB Data Direction Register	GIEHGIELADIAADIAADIAADIAADIFRCIFTXIFCCP1IFTMR2IFTMR1IFADIERCIETXIECCP1IETMR2IPTMR1IEADIPRCIPTXIPCCP1IPTMR2IPTMR1IPOSCFIFEEIFLVDIFTMR3IFOSCFIEEEIFLVDIFTMR3IPOSCFIPEEIPLVDIPTMR3IPOSCFIPEEIPLVDIPTMR3IPA/D Result Register High ByteA/D Result Register Low ByteVCFG1VCFG0CHS2CHS1CHS0GO/DONEADONPCFG6PCFG5PCFG4PCFG3PCFG2PCFG1PCFG0ADFMACQT2ACQT1ACQT0ADCS2ADCS1ADCS0RA7 ⁽³⁾ RA6 ⁽²⁾ RA5 ⁽¹⁾ RA4RA3RA2RA1RA0TRISA7 ⁽³⁾ TRISA6 ⁽²⁾ PORTA Data Direction RegisterVERISULATEVERISULATEPORTB Data Direction RegisterPORTB Data Direction Register	GIEH GIEL Image: Second secon

TABLE 17-2: SUMMARY OF A/D REGISTERS

 $\label{eq:legend: x = unknown, u = unchanged, q = depends on CONFIG1H<3:0>, - = unimplemented, read as `0'. Shaded cells are not used for A/D conversion.$

Note 1: RA5 port bit is available only as an input pin when the MCLRE bit in the Configuration register is '0'.

2: RA6 and TRISA6 are available only when the primary oscillator mode selection offers RA6 as a port pin; otherwise, RA6 always reads '0', TRISA6 always reads '1' and writes to both are ignored (see CONFIG1H<3:0>).

3: RA7 and TRISA7 are available only when the internal RC oscillator is configured as the primary oscillator in CON-FIG1H<3:0>; otherwise, RA7 always reads '0', TRISA7 always reads '1' and writes to both are ignored.

18.0 LOW-VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks", before the device voltage exits the valid operating range. This can be done using the Low-Voltage Detect module.


This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source.

The Low-Voltage Detect circuitry is completely under software control. This allows the circuitry to be turned off by the software, which minimizes the current consumption for the device. Figure 18-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shut down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. The difference, TB – TA, is the total time for shutdown.

The block diagram for the LVD module is shown in Figure 18-2 (following page). A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.

Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the 1.2V internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 18-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).

FIGURE 18-1: TYPICAL LOW-VOLTAGE DETECT APPLICATION



R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
IESO	FSCM	—		FOSC3	FOSC2	FOSC1	FOSC0
bit 7						•	bit 0
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is ur	nchanged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is s	set	'0' = Bit is clea	ared	P = Program	mable bit		
bit 7	IESO: Interna	al External Swite	chover bit				
		External Switch					
	0 = Internal E	External Switch	over mode di	sabled			
bit 6	FSCM: Fail-S	afe Clock Moni	tor Enable bit	t			
		Clock Monitor					
		Clock Monitor					
bit 5-4	Unimplemen	ted: Read as '	כי				
bit 3-0	FOSC<3:0>:	Oscillator Sele	ction bits				
	11xx = Exter	nal RC oscillato	or, CLKO fund	tion on RA6			
					d port function o		
					port function on	RA7	
		nal RC oscillato scillator, PLL er					
		scillator, port fu			x10301)		
		scillator, CLKO					
	0010 = HS os	scillator					
	0001 = XT os						
	0000 = LP os	cillator					

REGISTER 19-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

BRA	۱.	Unconditi	onal Brancl	า	BSF		Bit Set f				
Synt	ax:	[<i>label</i>] B	RA n		Synta	IX:	[<i>label</i>] B	[label] BSF f,b[,a]			
Operands:		$-1024 \le n \le 1023$			Opera	Operands: $0 \le f \le 255$					
Operation:		$(PC) + 2 + 2n \rightarrow PC$					$0 \le b \le 7$				
State	us Affected:	None		0.0.0.0		a ∈ [0,1]					
Enco	oding:	1101	0nnn nni	nn nnnn	•	peration: $1 \rightarrow f < b >$					
Des	cription:	Add the 2'	s compleme	nt number	Statu	Status Affected:		None			
			PC. Since th		Enco	ding:	1000	bbba ff	ff ffff		
		have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a 2- cycle instruction.			Desc	Description:		Bit 'b' in register 'f' is set. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value.			
Wor	ds:	1		\ \ /o rd		1	on value.				
Cycl	es:	2			Word		1				
QC	ycle Activity:				Cycle	S:	1				
	Q1	Q2	Q3	Q4	Q Cy	cle Activity					
	Decode	Read literal	Process	Write to PC	F	Q1	Q2	Q3	Q4		
	No	ʻn' No	Data No	No		Decode	Read register 'f'	Process Data	Write register 'f'		
	operation	operation	operation	operation	L		- 3		- 3		
					Exam	<u>iple</u> :	BSF F	LAG_REG,	7		
Example: HERE BRA Jump		E	Before Instruction FLAG REG = 0x0A								
Before Instruction PC = address (HERE)		A	After Instruction								
After Instruction PC = address (Jump)							EG = 0x	0, (

BTF	sc	Bit Test File, Skip if Clear					
Synt	ax:	[label] BTFSC f,b[,a]					
Ope	rands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$	$0 \le b \le 7$				
Ope	ration:	skip if (f 	•) = 0				
Statu	us Affected:	None					
Enco	oding:	1011	bbba	ffff	ffff		
Word		If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). 1 1(2)					
QC	ycle Activity:		ycles if ski a 2-word ir				
	Q1	Q2	Q3		Q4		
	Decode	Read	Process		No		
lf sk	rin:	register 'f'	Data	op	peration		
11 51	ωp. Q1	Q2	Q3		Q4		
	No	No	No		No		
	operation	operation	operatior	n op	operation		
lf sk	ip and follow	ed by 2-word	instruction	า:			
	Q1	Q2	Q3		Q4		
	No	No	No		No		
	operation	operation	operation	n op	beration		
	No operation	No operation	No operatior	n op	No peration		
<u>Exar</u>	nple:	HERE BTFSC FLAG, 1 FALSE : TRUE :					
	Before Instru						
	PC	= add	ress (here	:)			
		= add on	ress (HERE	:)			

BTFSS	Bit Test File, Skip if Set						
Syntax:	[<i>label</i>] B1	[label] BTFSS f,b[,a]					
Operands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$	$0 \le b < 7$					
Operation:	skip if (f <b< td=""><td>>) = 1</td><td></td></b<>	>) = 1					
Status Affected:	None	None					
Encoding:	1010	bbba ff	ff ffff				
Description:	next instruct If bit 'b' is 'i instruction and a NOP making this 'a' is '0', the selected, o 'a' = 1, ther	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).					
Words:	1		oradity:				
Cycles: Q Cycle Activity:		cycles if skip a a 2-word ins					
Q1	Q2	Q3	Q4				
Decode	Read register 'f'	Process Data	No operation				
If skip:	- 5						
Q1	Q2	Q3	Q4				
No	No	No	No				
operation If skip and follow	operation	operation operation					
Q1	Q2	Q3	Q4				
No	No	No	No				
operation	operation	operation	operation				
No	No	No	No				
operation	operation	operation	operation				
Example:	HERE B FALSE : TRUE :	FALSE :					
Before Instru PC		ress (HERE)					
After Instruct							
If FLAG< PC If FLAG< PC	= address (FALSE)						

CPFSGT		Compare	Compare f with W, skip if f > W				
Synt	ax:	[label] C	PFSGT f[,a]			
Operands:		0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]				
Statu	us Affected:	None	• •				
Enco	oding:	0110	010a fff	f ffff			
Encoding: Description:		memory lo of W by persubtraction If the content fetched ins a NOP is ex- this a 2-cy the Access overriding	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as				
Wor	ds:	1					
Cycl							
QU	ycle Activity: Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
		register 'f'	Data	operation			
lf sk	kip:						
	Q1	Q2	Q3	Q4			
	No operation	No operation	No operation	No operation			
lf sk	kip and follow			operation			
11 01	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
Example:		HERE NGREATER GREATER	NGREATER :				
	Before Instru PC W		= Address (HERE)				
	After Instruct If REG PC If REG PC	> W; = Ad; ≤ W;	dress (GREAT				

CPFSLT	Compare	Compare f with W, skip if f < W					
Syntax:	[label] C	[label] CPFSLT f[,a]					
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]					
Operation:							
Status Affected:	None	None					
Encoding:	0110	000a ff:	ff ffff				
Description:	memory lo of W by per- subtraction If the conter- instruction is execute 2-cycle ins Access Ba is '1', the F overridder	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR will not be overridden (default).					
Words:	1						
Cycles: Q Cycle Activity:	Note: 3 o by	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
Q1	Q2	Q3	Q4				
Decode	Read	Process	No				
lf skip:	register 'f'	Data	operation				
Q1	Q2	Q3	Q4				
No	No	No	No				
operation	operation	operation	operation				
If skip and follow	ed by 2-wor	d instruction:					
Q1	Q2	Q3	Q4				
No	No	No	No operation No				
operation No	operation No	operation No					
operation	operation	operation	operation				
Example: Before Instru PC W	NLESS LESS Iction = Ad = ?	CPFSLT REG : : dress (here)				
After Instruct If REG PC If REG PC	< W; = Ad ≥ W;	dress (LESS					

Param. No.	Symbol	Characteristic			Min.	Max.	Units	Conditions
50	50 TccL CCPx Input L		No prescaler		0.5 TCY + 20	_	ns	
		Time	With prescaler	PIC18F1X20	10	_	ns	
				PIC18LF1X20	20	—	ns	
51	ТссН		No prescaler		0.5 TCY + 20	_	ns	
			With prescaler	PIC18F1X20	10	_	ns	
				PIC18LF1X20	20	_	ns	
52	TccP	CCPx Input Period		<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1, 4 or 16)	
53	TccR	CCPx Output Fall	Time	PIC18F1X20	—	25	ns	
		PIC18LF1X2		PIC18LF1X20	—	45	ns	
54	TccF	CCPx Output Fall Time		PIC18F1X20	—	25	ns	
				PIC18LF1X20	—	45	ns	

TABLE 22-10: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

FIGURE 22-12: EUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING






TABLE 22-11: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS


Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions
120		SYNC XMIT (MASTER & SLAVE) Clock High to Data Out Valid	PIC18F1X20	_	40	ns	
			PIC18LF1X20	—	100	ns	
121	Tckrf	Clock Out Rise Time and Fall Time	PIC18F1X20	_	20	ns	
		(Master mode)	PIC18LF1X20	—	50	ns	
122	Tdtrf	Data Out Rise Time and Fall Time	PIC18F1X20	—	20	ns	
			PIC18LF1X20	—	50	ns	

FIGURE 22-13: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length





Microchip Technology Drawing C04-105C Sheet 1 of 2