

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	4KB (2K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf1220t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

• PIC18F1220 • PIC18F1320

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high endurance Enhanced Flash program memory. On top of these features, the PIC18F1220/1320 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 POWER MODES

All of the devices in the PIC18F1220/1320 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled, but the peripherals are still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-fly Mode Switching:** The power managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Lower Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer have been reduced by up to 80%, with typical values of 1.1 and 2.1 μ A, respectively.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F1220/1320 family offer nine different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators.
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output), or one pin (oscillator input, with the second pin reassigned as general I/O).
- Two External RC Oscillator modes, with the same pin options as the External Clock modes.
- An internal oscillator block, which provides an 8 MHz clock (±2% accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of six user-selectable clock frequencies (from 125 kHz to 4 MHz) for a total of 8 clock frequencies.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation, or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Poweron Reset, or wake-up from Sleep mode, until the primary clock source is available. This allows for code execution during what would otherwise be the clock start-up interval and can even allow an application to perform routine background activities and return to Sleep without returning to full-power operation.

1.2 Other Special Features

- **Memory Endurance:** The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Enhanced CCP module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include auto-shutdown, for disabling PWM outputs on interrupt or other select conditions and auto-restart, to reactivate outputs once the condition has cleared.
- Enhanced USART: This serial communication module features automatic wake-up on Start bit and automatic baud rate detection and supports RS-232, RS-485 and LIN 1.2 protocols, making it ideally suited for use in Local Interconnect Network (LIN) bus applications.
- **10-bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing a time-out range from 4 ms to over two minutes that is stable across operating voltage and temperature.

3.1.2 ENTERING POWER MANAGED MODES

In general, entry, exit and switching between power managed clock sources requires clock source switching. In each case, the sequence of events is the same.

Any change in the power managed mode begins with loading the OSCCON register and executing a SLEEP instruction. The SCS1:SCS0 bits select one of three power managed clock sources; the primary clock (as defined in Configuration Register 1H), the secondary clock (the Timer1 oscillator) and the internal oscillator block (used in RC modes). Modifying the SCS bits will have no effect until a SLEEP instruction is executed. Entry to the power managed mode is triggered by the execution of a SLEEP instruction.

Figure 3-5 shows how the system is clocked while switching from the primary clock to the Timer1 oscillator. When the SLEEP instruction is executed, clocks to the device are stopped at the beginning of the next instruction cycle. Eight clock cycles from the new clock source are counted to synchronize with the new clock source are counted, clocks from the new clock source are counted, clocks from the new clock source are counted, clocks from the new clock source resume clocking the system. The actual length of the pause is between eight and nine clock periods from the new clock source. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

Three bits indicate the current clock source: OSTS and IOFS in the OSCCON register and T1RUN in the T1CON register. Only one of these bits will be set while in a power managed mode. When the OSTS bit is set, the primary clock is providing the system clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source and is providing the system clock. When the T1RUN bit is set, the Timer1 oscillator is providing the system clock. If none of these bits are set, then either the INTRC clock source is clocking the system, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source in Configuration Register 1H, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering an RC power managed mode (same frequency) would clear the OSTS bit.

Note 1:	Caution should be used when modifying
	a single IRCF bit. If VDD is less than 3V, it
	is possible to select a higher clock speed
	than is supported by the low VDD.
	Improper device operation may result if
	the VDD/FOSC specifications are violated.

2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode; executing a SLEEP instruction is simply a trigger to place the controller into a power managed mode selected by the OSCCON register, one of which is Sleep mode.

3.1.3 MULTIPLE SLEEP COMMANDS

The power managed mode that is invoked with the SLEEP instruction is determined by the settings of the IDLEN and SCS bits at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power managed mode specified by these same bits at that time. If the bits have changed, the device will enter the new power managed mode specified by the new bit settings.

3.1.4 COMPARISONS BETWEEN RUN AND IDLE MODES

Clock source selection for the Run modes is identical to the corresponding Idle modes. When a SLEEP instruction is executed, the SCS bits in the OSCCON register are used to switch to a different clock source. As a result, if there is a change of clock source at the time a SLEEP instruction is executed, a clock switch will occur.

In Idle modes, the CPU is not clocked and is not running. In Run modes, the CPU is clocked and executing code. This difference modifies the operation of the WDT when it times out. In Idle modes, a WDT time-out results in a wake from power managed modes. In Run modes, a WDT time-out results in a WDT Reset (see Table 3-2).

During a wake-up from an Idle mode, the CPU starts executing code by entering the corresponding Run mode until the primary clock becomes ready. When the primary clock becomes ready, the clock source is automatically switched to the primary clock. The IDLEN and SCS bits are unchanged during and after the wake-up.

Figure 3-2 shows how the system is clocked during the clock source switch. The example assumes the device was in SEC_IDLE or SEC_RUN mode when a wake is triggered (the primary clock was configured in HSPLL mode).

3.3.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled, but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

This mode is entered by setting the IDLEN bit, setting SCS1 (SCS0 is ignored) and executing a SLEEP instruction. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer (see Figure 3-7), the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to a non-zero value (thus, enabling the INTOSC output), the IOFS bit becomes set after the INTOSC output becomes stable, in about 1 ms. Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a 10 μ s delay following the wake event, the CPU begins executing code, being clocked by the INTOSC multiplexer. The microcontroller operates in RC_RUN mode until the primary clock becomes ready. When the primary clock becomes ready, a clock switchback to the primary clock occurs (see Figure 3-8). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wakeup. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.





FIGURE 3-8: TIMING TRANSITION FOR WAKE FROM RC_RUN MODE (RC_RUN TO PRI_RUN)



3.4.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer and the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing sensitive, or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either of the INTIO1 or INTIO2 oscillators), there are no distinguishable differences between PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended.

This mode is entered by clearing the IDLEN bit, setting SCS1 (SCS0 is ignored) and executing a SLEEP instruction. The IRCF bits may select the clock frequency before the SLEEP instruction is executed. When the clock source is switched to the INTOSC multiplexer (see Figure 3-10), the primary oscillator is shut down and the OSTS bit is cleared.

The IRCF bits may be modified at any time to immediately change the system clock speed. Executing a SLEEP instruction is not required to select a new clock frequency from the INTOSC multiplexer. Note: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.

If the IRCF bits are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the system clocks.

If the IRCF bits are changed from all clear (thus, enabling the INTOSC output), the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the system continue while the INTOSC source stabilizes, in approximately 1 ms.

If the IRCF bits were previously at a non-zero value before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set.

When a wake event occurs, the system continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-8). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.



FIGURE 3-10: TIMING TRANSITION TO RC_RUN MODE

4.0 RESET

The PIC18F1220/1320 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state", depending on the type of Reset that occurred. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register (Register 5-2), RI, TO, PD, POR and BOR, are set or cleared differently in different Reset situations, as indicated in Table 4-2. These bits are used in software to determine the nature of the Reset. See Table 4-3 for a full description of the Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

The Enhanced MCU devices have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

The $\overline{\text{MCLR}}$ pin is not driven low by any internal Resets, including the WDT.

The $\overline{\text{MCLR}}$ input provided by the $\overline{\text{MCLR}}$ pin can be disabled with the MCLRE bit in Configuration Register 3H (CONFIG3H<7>).





5.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. An FSR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 5-8 shows how the fetched instruction is modified prior to being executed.

Indirect addressing is possible by using one of the INDF registers. Any instruction, using the INDF register, actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = 0), will read 00h. Writing to the INDF register indirectly, results in a no operation (NOP). The FSR register contains a 12-bit address, which is shown in Figure 5-9.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

Example 5-5 shows a simple use of indirect addressing to clear the RAM in Bank 1 (locations 100h-1FFh) in a minimum number of instructions.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0,0x100	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	GOTO	NEXT	;	NO, clear next
CONTINU	JE		;	YES, continue

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12-bit wide. To store the 12 bits of addressing information, two 8-bit registers are required:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. If an instruction writes a value to INDF0, the value will be written to the address pointed to by FSR0H:FSR0L. A read from INDF1 reads the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used.

If INDF0, INDF1 or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the Status bits are not affected.

5.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation using one of these five registers determines how the FSR will be modified during indirect addressing.

When data access is performed using one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) INDFn
- Auto-decrement FSRn after an indirect access (post-decrement) POSTDECn
- Auto-increment FSRn after an indirect access (post-increment) POSTINCn
- Auto-increment FSRn before an indirect access (pre-increment) PREINCn
- Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) – PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the Status register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

Auto-incrementing or auto-decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.

Adding these features allows the FSRn to be used as a stack pointer, in addition to its uses for table operations in data memory.

Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed. The WREG offset range is -128 to +127.

If an FSR register contains a value that points to one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (Status bits are not affected).

If an indirect addressing write is performed when the target address is an FSRnH or FSRnL register, the data is written to the FSR register, but no pre- or post-increment/ decrement is performed.

5.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device Reset. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

- Note 1: If the BOR Configuration bit is set (Brown-out Reset enabled), the BOR bit is '1' on a Power-on Reset. After a Brown-out Reset has occurred, the BOR bit will be cleared and must be set by firmware to indicate the occurrence of the next Brown-out Reset.
 - 2: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

REGISTER 5-3: RCON: RESET CONTROL REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0	
IPEN	—	_	RI	TO	PD	POR	BOR	
bit 7	·						bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
u = Bit is unch	anged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets	
'1' = Bit is set		'0' = Bit is cle	ared	q = Value de	pends on condition	tion		
bit 7	IPEN: Interru	pt Priority Enat	ole bit					
	1 = Enable p	riority levels or	n interrupts					
	0 = Disable p	oriority levels o	n interrupts (F	IC16CXXX Co	mpatibility mod	e)		
Dit 6-5	Unimplemen	ted: Read as	0,					
bit 4	RI: RESET Ins	struction Flag b	bit					
	1 = The RES	ET instruction v	was not execu	ited (set by firm	ware only)			
	0 = The RES	ET INSTRUCTION V set in software	vas executed	causing a devi	ce Reset curs)			
bit 3	TO: Watchdo	a Time-out Fla	a bit					
	1 = Set by po	ower-up, CLRW	DT instruction	or SLEEP instr	uction			
	0 = A WDT ti	me-out occurre	ed					
bit 2	PD: Power-de	own Detection	Flag bit					
	1 = Set by po	ower-up or by t	he CLRWDT in	struction				
	0 = Cleared	by execution of	f the SLEEP in	struction				
bit 1	POR: Power-on Reset Status bit							
	1 = A Power-on Reset has not occurred (set by firmware only)							
	0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)							
bit 0	BOR: Brown-out Reset Status bit							
	1 = A Brown	-out Reset has	not occurred	(set by firmwar	e only) o offor o Brown	out Posot occ	ure)	
				e set in sonwal			ui <i>5)</i>	
Note 1: For	Borrow, the po	larity is reverse	ed. A subtract	ion is executed	by adding the	two's compleme	ent of the	

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers, RES3:RES0.

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0

= ARG1H:ARG1L • ARG2H:ARG2L = (ARG1H • ARG2H • 2^{16}) + (ARG1H • ARG2L • 2^{8}) + (ARG1L • ARG2L • 2^{8}) +

(ARG1L • ARG2L)

EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVFARG1L, W	
	MULWFARG2L	; ARG1L * ARG2L ->
		; PRODH:PRODL
	MOVFFPRODH, RES1	;
	MOVFFPRODL, RESO	;
;		
	MOVFARG1H, W	
	MULWFARG2H	; ARG1H * ARG2H ->
		; PRODH:PRODL
	MOVFFPRODH, RES3	;
	MOVFFPRODL, RES2	;
;		
	MOVFARG1L, W	
	MULWFARG2H	; ARG1L * ARG2H ->
		; PRODH:PRODL
	MOVFPRODL, W	;
	ADDWFRES1, F	; Add cross
	MOVFPRODH, W	; products
	ADDWFCRES2, F	;
	CLRFWREG	;
	ADDWFCRES3.F	;
;		
-	MOVFARG1H, W	;
	MILLWFARG21	; ARG1H * ARG21, ->
		; PRODH: PRODI
	MOVEPRODI, W	;
	ADDWFRES1, F	; Add cross
	MOVEPRODH W	; products
	ADDWECRES2 F	;
	CLREWREG	,
	VDWECDEG3 E	;
	ADDMLCIUE33, L	/

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers, RES3:RES0. To account for the sign bits of the arguments, each argument pairs' Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0

- = ARG1H:ARG1L ARG2H:ARG2L
- = $(ARG1H \bullet ARG2H \bullet 2^{16}) +$ $(ARG1H \bullet ARG2L \bullet 2^{8}) +$ $(ARG1L \bullet ARG2H \bullet 2^{8}) +$ $(ARG1L \bullet ARG2L) +$ $(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$ $(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
			;	PRODH:PRODL
	MOVFF	PRODH, RES1	;	
	MOVFF	PRODL, RESO	;	
;				
	MOVF	ARG1H, W		
	MULWF	ARG2H	;	ARG1H * ARG2H ->
			;	PRODH:PRODL
	MOVFF	PRODH, RES3	;	
	MOVFF	PRODL, RES2	;	
;				
	MOVF	ARG1L, W		
	MULWF	ARG2H	;	ARG1L * ARG2H ->
			;	PRODH:PRODL
	MOVF	PRODL, W	;	
	ADDWF	RESI, F	;	Add cross
	MOVE	PRODH, W	;	products
	ADDWFC	RESZ, F	,	
	CLRF	WREG	;	
	ADDWFC	RES3, F	'	
'	MOL			
	MUTHE	ARGIH, W	΄.	
	моциг	ARGZL	΄.	
	MOVE		΄.	PRODHIPRODL
		PRODL, W RFS1 F	;	Add gross
	MOVE	DRODH W	;	products
	ADDWFC	RES2 F	;	produces
	CLRF	WREG	;	
	ADDWFC	RES3. F	;	
;			-	
	BTFSS	ARG2H, 7	;	ARG2H:ARG2L neg?
	BRA	SIGN ARG1	;	no, check ARG1
	MOVF	ARG1L, W	;	
	SUBWF	RES2	;	
	MOVF	ARG1H, W	;	
	SUBWFB	RES3		
;				
SIG	N_ARG1			
	BTFSS	ARG1H, 7	;	ARG1H:ARG1L neg?
	BRA	CONT_CODE	;	no, done
	MOVF	ARG2L, W	;	
	SUBWF	RES2	;	
	MOVF	ARG2H, W	;	
	SUBWFB	RES3		
;				
CON	T_CODE			
	:			





FIGURE 15-11: PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE (ACTIVE-HIGH)



REGISTER 15-3: ECCPAS: ENHANCED CAPTURE/COMPARE/PWM/AUTO-SHUTDOWN CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7	ECCPASE: E	CCP Auto-Shu	tdown Event	Status bit					
	0 = ECCP out	tputs are opera	iting						
	1 = A shutdov	vn event has o	ccurred; ECCI	P outputs are i	n shutdown stat	e			
bit 6	ECCPAS2: E	CCP Auto-Shu	tdown bit 2						
	0 = INT0 pin l	has no effect	Itdown						
			ildown						
DIT 5	ECCPAS1: E	CCP Auto-Shu	taown dit 1						
	0 = INT2 pin r 1 = INT2 pin l	ow causes shi	ıtdown						
bit 4	ECCPASO: F	CCP Auto-Shu	tdown bit 0						
	0 = INT1 pin I	has no effect							
	1 = INT1 pin l	ow causes shu	ıtdown						
bit 3-2	PSSACn: Pin	s A and C Shu	tdown State C	Control bits					
	00 = Drive Pir	ns A and C to '	0'						
	01 = Drive Pir	ns A and C to '	ns A and C to '1'						
	1x = Pins A a	nd C tri-state							
bit 1-0	PSSBDn: Pin	is B and D Shu	tdown State C	Control bits					
	00 = Drive Pir	ns B and D to '	0'						
	$0\perp = Drive Pir$	ns B and D to '	Τ.						

16.2.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 16-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Detect must receive a byte with the value 55h (ASCII "U", which is also the LIN bus Sync character), in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin, or the fifth rising edge, an accumulated value totaling the proper BRG period is left in the SPBRGH:SPBRG registers. Once the fifth edge is seen (should correspond to the Stop bit), the ABDEN bit is automatically cleared.

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG and SPBRGH will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes, by checking for 00h in the SPBRGH register. Refer to Table 16-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded.

Note 1: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

16.2.4 RECEIVING A SYNC (AUTO-BAUD RATE DETECT)

To receive a Sync (Auto-Baud Rate Detect):

- 1. Configure the EUSART for asynchronous receive. TXEN should remain clear. SPBRGH:SPBRG may be left as is. The controller should operate in either PRI_RUN or PRI_IDLE.
- 2. Enable RXIF interrupts. Set RCIE, PEIE, GIE.
- 3. Enable Auto-Baud Rate Detect. Set ABDEN.
- 4. When the next RCIF interrupt occurs, the received baud rate has been measured. Read RCREG to clear RCIF and discard. Check SPBRGH:SPBRG for a valid value. The EUSART is ready for normal communications. Return from the interrupt. Allow the primary clock to run (PRI_RUN or PRI_IDLE).
- Process subsequent RCIF interrupts normally as in asynchronous reception. Remain in PRI_RUN or PRI_IDLE until communications are complete.

TABLE 16-4:	BRG COUNTER CLOCK
	RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32

Note: During the ABD sequence, SPBRG and SPBRGH are both used as a 16-bit counter, independent of BRG16 setting.

16.3.6.2 Receiving a Break Sync

To receive a Break Sync:

- 1. Configure the EUSART for asynchronous transmit and receive. TXEN should remain clear. SPBRGH:SPBRG may be left as is.
- 2. Enable auto-wake-up. Set WUE.
- 3. Enable RXIF interrupts. Set RCIE, PEIE, GIE.
- 4. The controller may be placed in any power managed mode.
- 5. An RCIF will be generated at the beginning of the Break signal. When the interrupt is received, read RCREG to clear RCIF and discard. Allow the controller to return to PRI_RUN mode.
- 6. Wait for the RX line to go high at the end of the Break signal. Wait for any of the following: WUE to clear automatically (poll), RB4/RX to go high (poll) or for RBIF to be set (poll or interrupt). If RBIF is used, check to be sure that RB4/RX is high before continuing.

- 7. Enable Auto-Baud Rate Detect. Set ABDEN.
- 8. Return from the interrupt. Allow the primary clock to start and stabilize (PRI_RUN or PRI_I-DLE).
- 9. When the next RCIF interrupt occurs, the received baud rate has been measured. Read RCREG to clear RCIF and discard. Check SPBRGH:SPBRG for a valid value. The EUSART is ready for normal communications. Return from the interrupt. Allow the primary clock to run (PRI_RUN or PRI_IDLE).
- 10. Process subsequent RCIF interrupts normally as in asynchronous reception. TXEN should now be set if transmissions are needed. TXIF and TXIE may be set if transmit interrupts are desired. Remain in PRI_RUN or PRI_IDLE until communications are complete. Clear TXEN and return to step 2.



FIGURE 16-9: SEND BREAK CHARACTER SEQUENCE

PIC18F1220/1320



FIGURE 16-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

TABLE 16-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	—	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
PIE1	—	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
IPR1	—	ADIP	RCIP	TXIP	—	CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	EUSART Transmit Register							0000 0000	0000 0000	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL		RCIDL		SCKP	BRG16		WUE	ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	H Baud Rate Generator Register High Byte								0000 0000	0000 0000
SPBRG	Baud Rate	aud Rate Generator Register Low Byte							0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1		
—	—	—	—	—	—	WRT1	WRT0		
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'					
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared	P = Programmable bit					
bit 7-2	bit 7-2 Unimplemented: Read as '0'								
bit 1 WRT1: Write Protection bit (PIC18F1320)									
1 = Block 1 (001000-001FFFh) not write-protected 0 = Block 1 (001000-001FFFh) write-protected									
bit 0	WRT0: Write Protection bit (PIC18F1320)								

REGISTER 19-8: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

bit 1	WRT1: Write Protection bit (PIC18F1220)
	 1 = Block 1 (000800-000FFFh) not write-protected 0 = Block 1 (000800-000FFFh) write-protected
bit 0	WRT0: Write Protection bit (PIC18F1220)
	1 = Block 0 (000200-0007FFh) not write-protected0 = Block 0 (000200-0007FFh) write-protected

1 = Block 0 (00200-000FFFh) not write-protected 0 = Block 0 (00200-000FFFh) write-protected

REGISTER 19-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

R/P-1	R/P-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRTC ⁽¹⁾	—	-	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	P = Programmable bit

bit 7	WRTD: Data EEPROM Write Protection bit
	1 = Data EEPROM not write-protected
	0 = Data EEPROM write-protected
bit 6	WRTB: Boot Block Write Protection bit
	1 = Boot Block (000000-0001FFh) not write-protected0 = Boot Block (000000-0001FFh) write-protected
bit 5	WRTC: Configuration Register Write Protection bit ⁽¹⁾
	 1 = Configuration registers (300000-3000FFh) not write-protected 0 = Configuration registers (300000-3000FFh) write-protected
bit 4-0	Unimplemented: Read as '0'

Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.

PIC18F1220/1320

20.2 **Instruction Set**

W = 0x25

ADDLW		ADD liter	al to W				
Syntax:		[label] A	DDLW	k			
Ope	rands:	$0 \le k \le 25$	55				
Ope	ration:	(W) + k –	→ W				
Statu	us Affected:	N, OV, C,	DC, Z				
Enco	oding:	0000	1111	kkk	k	kkkk	
Description:		The conte 8-bit litera placed in	The contents of W are added to the 8-bit literal 'k' and the result is placed in W.				
Wor	ds:	1					
Cycl	es:	1	1				
QC	cycle Activity:						
	Q1	Q2	Q	3		Q4	
	Decode	Read literal 'k'	Proce Dat	ess a	W	rite to W	
Example:		ADDLW	0x15				
Before Instruc		iction					
W = 0		0x10					
After Instructio		tion					

Cycl	es:	1
QC	ycle Activity:	
	Q1	
	Decode	
		re
Exar	<u>nple</u> :	Al

ADD	WF	ADD V	ADD W to f				
Synt	ax:	[label] ADDWF	f [,d [,a	a]]		
Ope	rands:	$\begin{array}{l} 0\leq f\leq \\ d\in [0,\\ a\in [0,\end{array} \end{array}$	255 1] 1]				
Ope	ration:	(W) + ((f) \rightarrow dest				
Statu	us Affected:	N, OV,	C, DC, Z				
Enco	oding:	0010	01da	ffff	ffff		
Description:		result i result i (defaul Bank v the BS	s stored in s stored ba t). If 'a' is ' vill be selec R is used.	W. If 'd' ack in reg 0', the Ac cted. If 'a	is 0, the is '1', the lister 'f' ccess ' is '1',		
Wor	ds:	1	1				
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read register	f' Proc	ess ^v ta de	Write to estination		
Example:		ADDWF	REG,	W			
Before Instruc		iction	_				
	W	= 0x1	7				

W	=	0x17
REG	=	0xC2
After Instruc	ction	

W	=	0xD9
REG	=	0xC2

PIC18F1220/1320

DEC	DECFSZ Decrement f, skip if 0						
Synt	tax:	[label]	DECFSZ	f [,d [,a]]		
Ope	rands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Ope	ration:	(f) – 1 \rightarrow skip if res	dest, ult = 0				
State	us Affected:	None	None				
Enc	oding:	0010	11da	ffff	ffff		
Description:		The conte decremer is placed is placed (default). If the resu tion, whic	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruc- tion, which is already fetched, is				
		discarded instead, n tion. If 'a' will be se BSR valu will be se value (de	l and a NC naking it a is '0', the lected, ov e. If 'a' = 2 lected as fault).	P is ex a 2-cyc Acces erridin L, then per the	xecuted le instruc- is Bank g the the bank e BSR		
Wor	ds:	1					
Cycl Q C	les: Cycle Activity:	1(2) Note: 3 c by	cycles if sl a 2-word	kip and instrue	d followed ction.		
	Q1	Q2	Q3		Q4		
	Decode	Read	Proces	s	Write to		
lf ol	kin:	register T	Data	d	estination		
11 31	Q1	Q2	Q3		Q4		
	No	No	No		No		
lf al	operation	operation	operatio	on o	operation		
11 51				ION.	∩4		
	No	No	No		No		
	operation	operation	operatio	on d	operation		
	No	No	No		No		
	operation	operation	operation	on d	operation		
Example:		HERE	DECFSZ GOTO	CN LO	T OP		
Before Instruction							
	PC After Instruc	= Addres	S (HERE)				
	CNT If CNT PC	= CNT – = 0; = Addres	1 s (CONTI	NUE)			
	IT CN I PC	≠ 0; = Addres	S (HERE	+ 2)			

DCFSNZ	Decreme	nt f, skip if n	ot 0			
Syntax:	[label]	DCFSNZ f[,d [,a]]			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(f) – 1 \rightarrow c skip if rest	lest, µlt ≠ 0				
Status Affected:	None					
Encoding:	0100	11da fff	f ffff			
Description:	The conte decremen is placed i is placed b (default). If the resu instruction fetched, is executed i cycle instr Access Ba	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a 2- cycle instruction. If 'a' is '0', the				
	overriding then the b per the BS	overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	1					
Cycles: Q Cycle Activity:	1(2) Note: 3 c by	ycles if skip a 2-word ins	and followed truction.			
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
If skip:	-					
Q1	Q2	Q3	Q4			
No	No	No	No			
If skip and follow	red by 2-wor	d instruction.	operation			
Q1	Q2	Q3	Q4			
No	No	No	No			
operation	operation	operation	operation			
No	No	No	No			
operation	operation	operation				
Example:	HERE I ZERO NZERO	DCFSNZ TEMP : :				
Before Instru	iction _	2				
After Instruct	ion =	•				
TEMP	=	TEMP – 1,				
If TEMP PC	=	0; Address (2	ZERO)			
If TEMP PC	≠ =	0; Address (1	JZERO)			

21.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
 Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

21.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- Local file history feature
- Built-in support for Bugzilla issue tracker



FIGURE 23-28: AIPD TIMER1 OSCILLATOR, -10°C TO +70°C SLEEP MODE, TMR1 COUNTER DISABLED



© 2002-2015 Microchip Technology Inc.



FIGURE 23-31: △IPD LVD vs. VDD SLEEP MODE, LVDL3:LVDL0 = 0001 (2V)





24.0 PACKAGING INFORMATION

24.1 Package Marking Information

18-Lead PDIP



18-Lead SOIC



20-Lead SSOP



28-Lead QFN



Example



Example



Example



Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the ever be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for customer-specific information.