



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf1320-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### 4.0 RESET

The PIC18F1220/1320 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state", depending on the type of Reset that occurred. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register (Register 5-2), RI, TO, PD, POR and BOR, are set or cleared differently in different Reset situations, as indicated in Table 4-2. These bits are used in software to determine the nature of the Reset. See Table 4-3 for a full description of the Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

The Enhanced MCU devices have a  $\overline{\text{MCLR}}$  noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

The  $\overline{\text{MCLR}}$  pin is not driven low by any internal Resets, including the WDT.

The  $\overline{\text{MCLR}}$  input provided by the  $\overline{\text{MCLR}}$  pin can be disabled with the MCLRE bit in Configuration Register 3H (CONFIG3H<7>).





### 5.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = 0). Figure 5-5 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 5.4 "PCL, PCLATH and PCLATU"). The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-5 shows how the instruction 'GOTO 00006h' is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. **Section 20.0 "Instruction Set Summary"** provides further details of the instruction set.

			<b>LSB =</b> 1	LSB = 0	Word Address $\downarrow$
	Program M	lemory			000000h
	Byte Locat	ions $\rightarrow$			000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	000006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
			F4h	56h	000010h
					000012h
		-			000014h

### FIGURE 5-5: INSTRUCTIONS IN PROGRAM MEMORY

### 5.7.1 TWO-WORD INSTRUCTIONS

PIC18F1220/1320 devices have four two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSBs set to '1's and is decoded as a NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of the

instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that results in a skip operation. A program example that demonstrates this concept is shown in Example 5-3. Refer to **Section 20.0 "Instruction Set Summary"** for further details of the instruction set.

### EXAMPLE 5-3: TWO-WORD INSTRUCTIONS

CASE 1:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; No, skip this word
1111 0100 0101 0110		; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3	; continue code
CASE 2:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; Yes, execute this word
1111 0100 0101 0110		; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3	; continue code

### 5.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device Reset. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

- Note 1: If the BOR Configuration bit is set (Brown-out Reset enabled), the BOR bit is '1' on a Power-on Reset. After a Brown-out Reset has occurred, the BOR bit will be cleared and must be set by firmware to indicate the occurrence of the next Brown-out Reset.
  - 2: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

### REGISTER 5-3: RCON: RESET CONTROL REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	_	RI	TO	PD	POR	BOR
bit 7	·						bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared	q = Value de	pends on condition	tion	
bit 7	IPEN: Interru	pt Priority Enat	ole bit				
	1 = Enable p	riority levels or	n interrupts				
	0 = Disable p	oriority levels o	n interrupts (F	IC16CXXX Co	mpatibility mod	e)	
Dit 6-5	Unimplemen	ted: Read as	0,				
bit 4	RI: RESET Ins	struction Flag b	bit				
	1 = The RES	ET instruction v	was not execu	ited (set by firm	ware only)		
	0 = The RES	ET INSTRUCTION V set in software	vas executed	causing a devi	ce Reset curs)		
bit 3	TO: Watchdo	a Time-out Fla	a bit				
	1 = Set by po	ower-up, CLRW	DT instruction	or SLEEP instr	uction		
	0 = A WDT ti	me-out occurre	ed				
bit 2	PD: Power-de	own Detection	Flag bit				
	1 = Set by po	ower-up or by t	he CLRWDT in	struction			
	0 = Cleared	by execution of	f the SLEEP in	struction			
bit 1	POR: Power-	on Reset Statu	ıs bit				
	1 = A Power	-on Reset has	not occurred (	(set by firmware	e only)	Deset see	
	0 = A Power	-on Reset occu	irrea (must be	set in software	e aπer a Power-	on Reset occur	rs)
bit 0	BOR: Brown-	out Reset Stat	us bit	<i>, .</i>			
	1 = A Brown	-out Reset has	not occurred	(set by firmwar	e only) o offor o Brown		ure)
				e set in sonwal			ui <i>5)</i>
Note 1: For	Borrow, the po	larity is reverse	ed. A subtract	ion is executed	by adding the	two's compleme	ent of the

**Note 1:** For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

# PIC18F1220/1320



### FIGURE 10-3:

### BLOCK DIAGRAM OF



### FIGURE 10-4: BLOCK DIAGRAM OF RA4/T0CKI PIN



### FIGURE 10-5:

### BLOCK DIAGRAM OF OSC1/CLKI/RA7 PIN



# PIC18F1220/1320

### FIGURE 15-9: EXAMPLE OF FULL-BRIDGE APPLICATION



### 15.5.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows the user to control the Forward/Reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of (4 Tosc \* (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1,4 or 16, depending on the value of the T2CKPS bit (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 15-10.

Note that in the Full-Bridge Output mode, the ECCP module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

Figure 15-11 shows an example where the PWM direction changes from forward to reverse, at a near 100% duty cycle. At time t1, the output P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices QC and QD (see Figure 15-9) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:

- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is s	et	'0' = Bit is cle	ared				
h:4 7	CCDC: Clask	Course Color	. L. 14				
DIT /		Source Select	DI				
	Don't care.	S MOUE.					
	<u>Synchronous</u>	mode:					
	1 = Master m	node (clock ger	nerated interna	ally from BRG)			
hit 6	0 = Slave Inc	bue (Clock ITOM	external sour	ce)			
DILO	1 = Selects 9	)-bit transmissi	on				
	0 = Selects 8	-bit transmissio	on				
bit 5	TXEN: Transı	mit Enable bit <sup>(1</sup>	)				
	1 = Transmit	enabled					
		disabled					
bit 4	SYNC: EUSA	RT Mode Sele	ect bit				
	1 = Synchron0 = Asynchron	nous mode					
bit 3	SENDB: Sen	d Break Chara	cter bit				
	Asynchronous	<u>s mode:</u>					
	1 = Send Syr	nc Break on ne	ext transmission	on (cleared by l	hardware upon o	completion)	
	0 = Sync bre Synchronous	mode:	in completed				
	Don't care.	<u>modo.</u>					
bit 2	BRGH: High	Baud Rate Sel	ect bit				
	Asynchronous	<u>s mode:</u>					
	$\perp =$ High spe 0 = Low spee	ed ed					
	Synchronous	mode:					
	Unused in this	s mode.					
bit 1	TRMT: Transı	mit Shift Regist	ter Status bit				
	1 = TSR Idle	v					
bit 0	TX9D: 9th bit	, of Transmit Da	ata				
	Can be addre	ess/data bit or a	a parity bit.				
Note 1: S	SREN/CREN over	rides TXEN in	Sync mode.				

### REGISTER 16-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
BAUDCTL	_	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	Baud Rate	Generato	r Register	High Byte					0000 0000	0000 0000
SPBRG	Baud Rate	Generato	r Register	Low Byte					0000 0000	0000 0000

REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR TABLE 16-2.

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

#### TABLE 16-3: **BAUD RATES FOR ASYNCHRONOUS MODES**

					SYNC	= 0, BRGH	l = 0, BRG	<b>616 =</b> 0				
BAUD	Fosc	= 40.000	) MHz	Fosc	= 20.000	0 MHz	Foso	= 10.000	MHz	Fos	c = 8.000	MHz
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	_	_	_		_	_	_	_	_	_	_	
1.2	—	—	—	1.221	1.73	255	1.202	0.16	129	1201	-0.16	103
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2403	-0.16	51
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9615	-0.16	12
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	_	_	_
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	_	_	_
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	_	_	_
			S	YNC = 0, B	BRGH = (	, BRG16 =	0					
BAUD	Fos	c = 4.000	MHz	Foso	c = 2.000	MHz	Fos	c = 1.000	MHz			
(K)	Actual	%	SPBRG	Actual		SDBBC	Astual					
	(K)	Error	value (decimal)	Rate (K)	% Error	value (decimal)	Rate (K)	% Error	value (decimal)			
0.3	(K) 0.300	0.16	value (decimal) 207	Rate (K) 300	% Error -0.16	value (decimal)	Actual Rate (K) 300	% Error -0.16	value (decimal)			
0.3 1.2	(K) 0.300 1.202	0.16 0.16	value (decimal) 207 51	Rate (K) 300 1201	% Error -0.16 -0.16	value (decimal) 103 25	Actual Rate (K) 300 1201	% Error -0.16 -0.16	sparse value (decimal) 51 12			
0.3 1.2 2.4	(K) 0.300 1.202 2.404	0.16 0.16 0.16	value (decimal) 207 51 25	Rate (K) 300 1201 2403	% Error -0.16 -0.16 -0.16	value (decimal) 103 25 12	Actual Rate (K) 300 1201 —	% Error -0.16 -0.16 	sparse value (decimal) 51 12 —			
0.3 1.2 2.4 9.6	(K) 0.300 1.202 2.404 8.929	0.16 0.16 0.16 -6.99	value (decimal) 207 51 25 6	Rate (K) 300 1201 2403 —	% Error -0.16 -0.16 -0.16 -0.16	value (decimal) 103 25 12 	Actual Rate (K) 300 1201 —	% Error -0.16 -0.16 —	sparse value (decimal) 51 12 			
0.3 1.2 2.4 9.6 19.2	(K) 0.300 1.202 2.404 8.929 20.833	0.16 0.16 0.16 -6.99 8.51	value (decimal) 207 51 25 6 2	Rate (K) 300 1201 2403 — —	% Error -0.16 -0.16 -0.16 	value (decimal) 103 25 12  	Actual Rate (K) 300 1201 — — —	% Error -0.16 -0.16 — —	51 12 			
0.3 1.2 2.4 9.6 19.2 57.6	Kate   (K)   0.300   1.202   2.404   8.929   20.833   62.500	Error 0.16 0.16 0.16 -6.99 8.51 8.51	value (decimal) 207 51 25 6 2 2 0	Rate (K) 300 1201 2403 — — —	% Error -0.16 -0.16 -0.16 	value (decimal) 103 25 12   	Actual Rate (K) 300 1201 — — — — —	% Error -0.16 -0.16   	51 (decimal) 51 12   			

### 16.3.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCTL<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 16-7) and asynchronously if the device is in Sleep mode (Figure 16-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-to-high transition is observed on the RX line, following the wakeup event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

### 16.3.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false end-of-character

and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices, or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient period, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

### 16.3.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCIF flag is set should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

### FIGURE 16-7: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION

	Jedogenios	lagogado.	jegoge.je.	je tostanja	Codeciosia.	des locies	ia lonacia	इत्यंवहत	dodooj	orjacjasjasj	
0803	ynninn.	<u>aavah</u>	punuhuh.	ninin	,ninin,	nhn.	nnhha	inna.	snins	n minin in s	www.j
	्रे - 88 डेवर 89	12300 ·····.	, ) 	· · · · · · · · · · · · · · · · · · · ·	сарана Алгадиянынын алгана	· · · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·		gener Oraciality	i by bendeed\$
1992-981 (907		1	č.	t y t y	5 5 5 5	1		4 5 7 5	1. 1		
ROVER Exce	÷	ł	ξ ε		in the second	:	, ,		andi <sup>sel</sup>		
	<i>x</i>		4			;		· · · ·		:	5
800F		: 	s 	,	·····	2	Alexand An	a as baar	sana d		
					1	·					· ·
Boxe St. The	- 80,836,87 ee	andra a bita y	shie ins Vibi	283.35 (364)							

### FIGURE 16-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



### 16.4.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>), or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RB4/AN6/RX/DT/KBI0 pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.

- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- 7. Interrupt flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCIE, was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

B4/AN6/RX/ DT/KBI0 pin		1	$\supset$	bit 0	$\times$	bit 1	$\times$	bit 2	$\times$	bit 3	$\times$	bit 4	$\times$	bit 5	$\times$	bit 6	$\times$	bit 7	1	
RB1/AN5/TX/ CK/INT1 pin (SCKP = 0)		; ; ;		; ;				; ; ;								; ;		; ; 		
RB1/AN5/TX/ CK/INT1 pin (SCKP = 1)		1 		; ;												: 		ļ		
Write to bit SREN		Ļ.		1 1 1		1 1 1 1		1 <u>,</u> ,						 		, , ,		• • •		
SREN bit		:		ı ı				ıı ı			·							: L	ו <u>ו</u>	
CREN bit	'0'															, ,				
RCIF bit (Interrupt)		, , ,		1 1 1 1		1 1 1		1 1 1 1			, , ,		1			1 1 1 1		1 1 1 1		
Read RXREG		-		• •		, ,		1 1 			, ,					, ,		,		

### FIGURE 16-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

### 16.5.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register; if the RCIE enable bit is set, the interrupt generated will wake the chip from low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit, RCIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCIE, was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

### TABLE 16-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	0000 000x	0000 000u
PIR1	—	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
PIE1	—	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
IPR1	—	ADIP	RCIP	TXIP	—	CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
RCREG	EUSART Re	ceive Registe	r						0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCTL	—	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	Baud Rate G	Senerator Reg	ister High E	Byte					0000 0000	0000 0000
SPBRG	Baud Rate G	Generator Reg	ister Low B	syte					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

### 17.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has seven inputs for the PIC18F1220/1320 devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

A new feature for the A/D converter is the addition of programmable acquisition time. This feature allows the user to select a new channel for conversion and to set the GO/DONE bit immediately. When the GO/DONE bit is set, the selected channel is sampled for the programmed acquisition time before a conversion is actually started. This removes the firmware overhead that may have been required to allow for an acquisition (sampling) period (see Register 17-3 and Section 17.3 "Selecting and Configuring Automatic Acquisition Time").

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 17-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 17-2, configures the functions of the port pins. The ADCON2 register, shown in Register 17-3, configures the A/D clock source, programmed acquisition time and justification.

R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
IESO	FSCM	_	_	FOSC3	FOSC2	FOSC1	FOSC0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	P = Program	mable bit		
bit 7	IESO: Interna	al External Swite	chover bit				
	1 = Internal E	External Switch	over mode er	nabled			
	0 = Internal E	External Switch	over mode di	sabled			
bit 6	FSCM: Fail-S	afe Clock Moni	tor Enable bi	t			
	1 = Fail-Safe	<b>Clock Monitor</b>	enabled				
	0 = Fail-Safe	Clock Monitor	disabled				
bit 5-4	Unimplemen	ted: Read as '	)'				
bit 3-0	FOSC<3:0>:	Oscillator Sele	ction bits				
	11xx = Extern	nal RC oscillato	or, CLKO fund	tion on RA6			
	1001 = Intern	al RC oscillato	r, CLKO funct	ion on RA6 an	d port function c	on RA7	
	1000 = Intern	al RC oscillato	r, port functio	n on RA6 and p	port function on	RA7	
	0111 = Exteri	nal RC oscillato	or, port functio	on on RA6			
	0110 = HS os	scillator, PLL er	habled (clock	frequency = 4	x FOSC1)		
	0101 = EC OS	scillator, port ful	function on RA				
	0100 = EC 0	scillator					
	0001 = XT os	scillator					
	0000 = LP os	cillator					

### REGISTER 19-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)



### FIGURE 19-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED: PIC18F1320

### FIGURE 19-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED: PIC18F1320



### 20.0 INSTRUCTION SET SUMMARY

The PIC18 instruction set adds many enhancements to the previous PIC instruction sets, while maintaining an easy migration from these PIC instruction sets.

Most instructions are a single program memory word (16 bits), but there are three instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 20-1 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 20-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for three double-word instructions. These three instructions were made double-word instructions so that all the required information is available in these 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two-word branch instructions (if true) would take 3  $\mu$ s.

Figure 20-1 shows the general formats that the instructions can have.

All examples use the format 'nnh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 20-1, lists the instructions recognized by the Microchip Assembler (MPASM<sup>TM</sup>). **Section 20.2** "Instruction **Set**" provides a description of each instruction.

### 20.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a "BCF PORTB, 1" instruction will read PORTB, clear bit 1 of the data, then write the result back to PORTB. The read operation would have the unintended result that any condition that sets the RBIF flag would be cleared. The R-M-W operation may also copy the level of an input pin to its corresponding output latch.

# PIC18F1220/1320

COMF	Complement f									
Syntax:	[label] (	COMF	f [,d [,a	]]						
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5								
Operation:	$(\overline{f}) \rightarrow dest$	$(\overline{f}) \rightarrow dest$								
Status Affected:	N, Z	N, Z								
Encoding:	0001	11da	ffff	ffff						
	compleme result is si (default). Bank will the BSR v bank will b BSR value	ented. If tored in tored ba If 'a' is '( be selec value. If coe selec e (defau	'd' is '0', W. If 'd' i nck in reg 0', the Ac cted, ove 'a' = 1, th ted as po It).	the is '1', the jister 'f' ccess rriding nen the er the						
Words:	1									
Cycles:	1									
Q Cycle Activity:										
Q1	Q2	Q	3	Q4						
Decode	Read register 'f'	Proce Dat	ess N a de	Write to estination						
Example:	COMF	REG,	W							
Before Instru REG After Instruct REG W	iction = 0x13 ion = 0x13 = 0xEC									

CPF	SEQ	Compare	Compare f with W, skip if f = W							
Syntax:		[ label ]	[label] CPFSEQ f[,a]							
Opei	rands:	0 ≤ f ≤ 25 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$							
Opei	ration:	(f) – (W), skip if (f) : (unsigned	(f) – (W), skip if (f) = (W) (unsigned comparison)							
Statu	is Affected:	None	None							
Enco	oding:	0110	0110 001a fff							
Word	cription: ds: es:	Compare: memory li of W by p subtraction is execute 2-cycle in Access B overriding then the b per the B 1 1(2)	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). 1							
C y Ol		Note: 3	<b>Note:</b> 3 cycles if skip and followed by a 2-word instruction.							
QC	ycle Activity:									
I	Q1	Q2	Q3		Q4					
	Decode	Read register 'f'	Data	a o	NO peration					
lf sk	ip:		•							
	Q1	Q2	Q3		Q4					
	No	No	No		No					
lf old	operation	operation	operat		operation					
11 24					04					
	No	No	No	,	No					
	operation	operation	operat	tion o	peration					
	No	No	No		No					
	operation	operation	operat	tion o	operation					
Example:		HERE NEQUAL EQUAL	HERE CPFSEQ REG NEQUAL : EQUAL :							
	Before Instru	iction	tion							
	PC Addre	ess = HI	SS = HERE							
	W REG	= ? = ?	= ? = ?							
	After Instruct	ion								
	If REG	= W	;							
	PC If REG	= Ao ≠ ₩	<pre>= Address (EQUAL) ≠ W:</pre>							
	PC	= Ac	= Address (NEQUAL)							

Param No.	Sym.	Device Characteristics	Min.	Тур.	Max.	Units	
D030	VIL	I/O Ports with TTL Buffer	Vss	—	0.20 Vdd	μA	Vdd < 4.5V
D030A	VIL	Supply Current	Vss	—	0.7	V	$4.5V \le V\text{DD} \le 5.5V$
D031	VIL	I/O Ports with Schmitt Trigger Buffer	Vss	—	0.25 VDD	V	
D032	VIL	MCLR	Vss	—	0.25 Vdd	V	
D032A	VIL	OSC1 (XT, HS and LP modes) and T1OSI	Vss	—	0.35 Vdd	V	
D033	VIL	OSC1 (RC and EC modes)	Vss	—	0.25 Vdd	V	
D040	Vih	I/O with TTL Buffer	0.3 VDD + 0.8V	—	Vdd	V	Vdd < 4.5V
D040A	Vih		2.1	—	Vdd	V	$4.5V \leq V\text{DD} \leq 5.5V$
D041	Vih	I/O Ports with Schmitt Trigger Buffer	0.85 Vdd	—	Vdd	V	
D042	Vih	MCLR, OSC1 (EC mode)	0.85 Vdd	—	Vdd	V	
D042A	Vih	OSC1 (XT, HS and LP modes) and T1OSI	1.65	_	Vdd	V	
D070	IPURB	Port B Weak Pull-up Current	25	—	450	μA	VDD = 5V, VPIN = VSS
	Iab	Combined Source Current for Ports A and B	—	—	15	mA	$\label{eq:VDD} \begin{array}{l} VDD = 4.5V, \ IOH = 3.0 \ mA, \\ VPIN = VOH \end{array}$
	IAB	Combined Sink Current for Ports A and B		_	25	mA	VDD = 4.5V, $IOL = 8.5$ mA, $VPIN = VOL$

## TABLE 22-18: DC CHARACTERISTICS FOR IPD SPECIFICATIONS FOR PIC18F1220/1320-H (High Temp.)

### TABLE 22-19: EXTERNAL CLOCK TIMING REQUIREMENTS FOR PIC18F1220/1320-H (High Temp.)

Param No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
1A	Fosc	External CLKI Frequency	DC	_	20	MHz	EC, ECIO (Extended)
1A	Fosc	Oscillator Frequency	DC		20	MHz	HS Oscillator
1	Tosc	External CLKI Period	50			ns	EC, ECIO (Extended)
1	Tosc	Oscillator Period	50	_	_	ns	HS Oscillator

### TABLE 22-20: INTERNAL RC ACCURACY FOR PIC18F1220/1320-H (High Temp.)

Param No.	Device	Min.	Тур.	Max.	Units	Temp.	Conditions
	PIC18F1220/1320	2.0	—	2.0	%	25°C	$4.5V \leq VDD \leq 5.5V$
	PIC18F1220/1320	20	—	20	%	-40°C to 150°C	$4.5V \leq V\text{DD} \leq 5.5V$



FIGURE 23-11: TYPICAL IDD vs. Fosc OVER VDD PRI\_IDLE, EC MODE, +25°C







FIGURE 23-35: AVERAGE Fosc vs. VDD FOR VARIOUS R'S EXTERNAL RC MODE, C = 100 pF, TEMPERATURE = +25°C

FIGURE 23-36: AVERAGE FOSC vs. VDD FOR VARIOUS R'S EXTERNAL RC MODE, C = 300 pF, TEMPERATURE = +25°C



### 24.2 Package Details

The following sections give the technical details of the packages.

### 18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	INCHES				
Dimensior	Dimension Limits		NOM	MAX	
Number of Pins	N	18			
Pitch	е	.100 BSC			
Top to Seating Plane	Α	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.300	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.880	.900	.920	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.014	
Upper Lead Width	b1	.045	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	_	_	.430	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B