E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	16
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf1320t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC18F1220/1320

Pin Diagrams



Table of Contents

1.0	Device Overview	
2.0	Oscillator Configurations	10
3.0	Power Managed Modes	
4.0	Reset	
5.0	Memory Organization	39
6.0	Flash Program Memory	55
7.0	Data EEPROM Memory	64
8.0	8 x 8 Hardware Multiplier	68
9.0	Interrupts	
10.0	I/O Ports	83
11.0	Timer0 Module	95
12.0	Timer1 Module	98
13.0	Timer2 Module	104
14.0	Timer3 Module	106
15.0	Enhanced Capture/Compare/PWM (ECCP) Module	109
16.0	Enhanced Addressable Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	126
17.0	10-Bit Analog-to-Digital Converter (A/D) Module	149
18.0	Low-Voltage Detect	160
19.0	Special Features of the CPU	165
20.0	Instruction Set Summary	184
21.0	Development Support	226
22.0	Electrical Characteristics	230
23.0	DC and AC Characteristics Graphs and Tables	262
24.0	Packaging Information	280
Appe	andix A: Revision History	290
Appe	andix B: Device Differences	290
Appe	andix C: Conversion Considerations	291
Appe	andix D: Migration from Baseline to Enhanced Devices	291
Appe	endix E: Migration from Mid-Range to Enhanced Devices	292
Appe	andix F: Migration from High-End to Enhanced Devices	292
The I	Microchip Web Site	293
Custo	omer Change Notification Service	293
Custo	omer Support	293
PIC1	8F1220/1320 Product Identification System	

2.4 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset, or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes, or to synchronize other logic. Figure 2-4 shows the pin connections for the EC Oscillator mode.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)

The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO Oscillator mode.

FIGURE 2-5: EXTERNAL CLOCK INPUT OPERATION



2.5 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal manufacturing variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation, due to tolerance of external R and C components used. Figure 2-6 shows how the R/C combination is connected.

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes, or to synchronize other logic.



The RCIO Oscillator mode (Figure 2-7) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

FIGURE 2-7: RCIO OSCILLATOR MODE



3.4 Run Modes

If the IDLEN bit is clear when a SLEEP instruction is executed, the CPU and peripherals are both clocked from the source selected using the SCS1:SCS0 bits. While these operating modes may not afford the power conservation of Idle or Sleep modes, they do allow the device to continue executing instructions by using a lower frequency clock source. RC_RUN mode also offers the possibility of executing code at a frequency greater than the primary clock.

Wake-up from a power managed Run mode can be triggered by an interrupt, or any Reset, to return to fullpower operation. As the CPU is executing code in Run modes, several additional exits from Run modes are possible. They include exit to Sleep mode, exit to a corresponding Idle mode and exit by executing a RESET instruction. While the device is in any of the power managed Run modes, a WDT time-out will result in a WDT Reset.

3.4.1 PRI_RUN MODE

The PRI_RUN mode is the normal full-power execution mode. If the SLEEP instruction is never executed, the microcontroller operates in this mode (a SLEEP instruction is executed to enter all other power managed modes). All other power managed modes exit to PRI_RUN mode when an interrupt or WDT time-out occur.

There is no entry to PRI_RUN mode. The OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see **Section 2.7.1 "Oscillator Control Register"**).

3.4.2 SEC_RUN MODE

The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC_RUN mode is entered by clearing the IDLEN bit, setting SCS1:SCS0 = 01 and executing a SLEEP instruction. The system clock source is switched to the Timer1 oscillator (see Figure 3-9), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, system clocks will be delayed until the oscillator has started; in such situations, initial oscillator operation is far from stable and unpredictable operation may result.

When a wake event occurs, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switchback to the primary clock occurs (see Figure 3-6). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up. The Timer1 oscillator continues to run.

Firmware can force an exit from SEC_RUN mode. By clearing the T1OSCEN bit (T1CON<3>), an exit from SEC_RUN back to normal full-power operation is triggered. The Timer1 oscillator will continue to run and provide the system clock, even though the T1OSCEN bit is cleared. The primary clock is started. When the primary clock becomes ready, a clock switchback to the primary clock occurs (see Figure 3-6). When the clock switch is cleared, the Timer1 oscillator is disabled, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the system clock. The IDLEN and SCS bits are not affected by the wake-up.

FIGURE 3-9: TIMING TRANSITION FOR ENTRY TO SEC_RUN MODE



PIC18F1220/1320

·····								
Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt			
TMR3H	1220	1320	XXXX XXXX	uuuu uuuu	uuuu uuuu			
TMR3L	1220	1320	xxxx xxxx	սսսս սսսս	սսսս սսսս			
T3CON	1220	1320	0-00 0000	u-uu uuuu	u-uu uuuu			
SPBRGH	1220	1320	0000 0000	0000 0000	uuuu uuuu			
SPBRG	1220	1320	0000 0000	0000 0000	uuuu uuuu			
RCREG	1220	1320	0000 0000	0000 0000	uuuu uuuu			
TXREG	1220	1320	0000 0000	0000 0000	uuuu uuuu			
TXSTA	1220	1320	0000 0010	0000 0010	uuuu uuuu			
RCSTA	1220	1320	0000 000x	0000 000x	սսսս սսսս			
BAUDCTL	1220	1320	-1-1 0-00	-1-1 0-00	-u-u u-uu			
EEADR	1220	1320	0000 0000	0000 0000	սսսս սսսս			
EEDATA	1220	1320	0000 0000	0000 0000	սսսս սսսս			
EECON2	1220	1320	0000 0000	0000 0000	0000 0000			
EECON1	1220	1320	xx-0 x000	uu-0 u000	uu-0 u000			
IPR2	1220	1320	11 -11-	11 -11-	uu -uu-			
PIR2	1220	1320	00 -00-	00 -00-	uu -uu- (1)			
PIE2	1220	1320	00 -00-	00 -00-	uu -uu-			
IPR1	1220	1320	-111 -111	-111 -111	-uuu -uuu			
PIR1	1220	1320	-000 -000	-000 -000	-uuu -uuu (1)			
PIE1	1220	1320	-000 -000	-000 -000	-uuu -uuu			
OSCTUNE	1220	1320	00 0000	00 0000	uu uuuu			
TRISB	1220	1320	1111 1111	1111 1111	uuuu uuuu			
TRISA ⁽⁵⁾	1220	1320	11-1 1111 (5)	11-1 1111 (5)	uu-u uuuu (5)			
LATB	1220	1320	xxxx xxxx	սսսս սսսս	սսսս սսսս			
LATA ⁽⁵⁾	1220	1320	xx-x xxxx(5)	uu-u uuuu (5)	uu-u uuuu (5)			
PORTB	1220	1320	xxxx xxxx	սսսս սսսս	սսսս սսսս			
PORTA ^(5,6)	1220	1320	xx0x 0000 (5,6)	uu0u 0000 (5,6)	uuuu uuuu ^(5,6)			

TABLE 4-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 4: See Table 4-2 for Reset value for specific condition.
 - **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the Oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
 - 6: Bit 5 of PORTA is enabled if MCLR is disabled.

5.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the Program Counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-4.

5.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-2).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 5-4: CLOCK/INSTRUCTION CYCLE

EXAMPLE 5-2: INSTRUCTION PIPELINE FLOW

Тсү0	TCY1	TCY2	Тсү3	TCY4	TCY5
1. MOVLW 55h Fetch 1	Execute 1		_		
2. MOVWF PORTB	Fetch 2	Execute 2			
3. BRA SUB_1		Fetch 3	Execute 3]	
4. BSF PORTA, BIT3 (Forced NOP)			Fetch 4	Flush (NOP)	
5. Instruction @ address SUB_1				Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

5.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. An FSR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 5-8 shows how the fetched instruction is modified prior to being executed.

Indirect addressing is possible by using one of the INDF registers. Any instruction, using the INDF register, actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = 0), will read 00h. Writing to the INDF register indirectly, results in a no operation (NOP). The FSR register contains a 12-bit address, which is shown in Figure 5-9.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

Example 5-5 shows a simple use of indirect addressing to clear the RAM in Bank 1 (locations 100h-1FFh) in a minimum number of instructions.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0,0x100	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	GOTO	NEXT	;	NO, clear next
CONTINU	JE		;	YES, continue

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12-bit wide. To store the 12 bits of addressing information, two 8-bit registers are required:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. If an instruction writes a value to INDF0, the value will be written to the address pointed to by FSR0H:FSR0L. A read from INDF1 reads the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used.

If INDF0, INDF1 or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the Status bits are not affected.

5.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation using one of these five registers determines how the FSR will be modified during indirect addressing.

When data access is performed using one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) INDFn
- Auto-decrement FSRn after an indirect access (post-decrement) POSTDECn
- Auto-increment FSRn after an indirect access (post-increment) POSTINCn
- Auto-increment FSRn before an indirect access (pre-increment) PREINCn
- Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) – PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the Status register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

Auto-incrementing or auto-decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.

Adding these features allows the FSRn to be used as a stack pointer, in addition to its uses for table operations in data memory.

Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed. The WREG offset range is -128 to +127.

If an FSR register contains a value that points to one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (Status bits are not affected).

If an indirect addressing write is performed when the target address is an FSRnH or FSRnL register, the data is written to the FSR register, but no pre- or post-increment/ decrement is performed.

9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request (Flag) registers (PIR1, PIR2).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

U-0	R/W-0/0	R-0/0	R-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

pit	W = Writable bit	U = Unimplemented bit, read as '0'			
anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets			
	'0' = Bit is cleared				
Unimplemen	ted: Read as '0'				
ADIF: A/D Co	onverter Interrupt Flag bit				
1 = An A/D co0 = The A/D co	onversion completed (must onversion is not complete	be cleared in software)			
RCIF: EUSAF	RT Receive Interrupt Flag bit				
1 = The EUS 0 = The EUS	ART receive buffer, RCREG ART receive buffer is empty	i, is full (cleared when RCREG is read)			
TXIF: EUSAR	T Transmit Interrupt Flag bit	t			
 1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The EUSART transmit buffer is full 					
Unimplemen	ted: Read as '0'				
CCP1IF: CCF	P1 Interrupt Flag bit				
Capture mode	<u>.</u>				
$\perp = A I M R I$ 0 = No TMR1	register capture occurred (m L register capture occurred	lust de cleared in software)			
Compare mod	de:				
1 = A TMR1 0 = No TMR1	register compare match occ I register compare match oc	urred (must be cleared in software) curred			
<u>PWM mode:</u> Unused in this mode.					
TMR2IF: TMF	R2 to PR2 Match Interrupt Fl	ag bit			
1 = TMR2 to 0 = No TMR2	PR2 match occurred (must 2 to PR2 match occurred	be cleared in software)			
TMR1IF: TMF	R1 Overflow Interrupt Flag bi	it			
1 = TMR1 reg 0 = TMR1 reg	gister overflowed (must be c gister did not overflow	leared in software)			
	Unimplemen ADIF: A/D CC 1 = An A/D C 0 =The A/D C 0 =The A/D C 0 =The EUS 1 = The EUS 0 = TMR1 1 = TMR2 1 = TMR1 res 0 = TMR1 res	bit W = Writable bit anged x = Bit is unknown '0' = Bit is cleared Unimplemented: Read as '0' ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must l) 0 = The A/D conversion is not complete RCIF: EUSART Receive Interrupt Flag bit 1 = The EUSART receive buffer, RCREG 0 = The EUSART receive buffer, RCREG 0 = The EUSART receive buffer, RCREG 0 = The EUSART receive buffer, sempty TXIF: EUSART Transmit Interrupt Flag bit 1 = The EUSART transmit buffer, TXREG 0 = The EUSART transmit buffer is full Unimplemented: Read as '0' CCP1IF: CCP1 Interrupt Flag bit Capture mode: 1 = A TMR1 register capture occurred (m 0 = No TMR1 register compare match occ 0 = No TMR2 to PR2 Match Interrupt Flag 1 = TMR2 to PR2 match occurred (must 0 = No TMR2 to PR2 match occurred 1 = TMR1 register overflowed (must be compare) 1 = TMR1 register overflowed (must be compare)<			

9.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from a low-power mode. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 9-10: RCON: RESET CONTROL REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	—	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	 IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6-5	Unimplemented: Read as '0'
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 5-3.
bit 3	TO: Watchdog Time-out Flag bit
	For details of bit operation, see Register 5-3.
bit 2	PD: Power-down Detection Flag bit
	For details of bit operation, see Register 5-3.
bit 1	POR: Power-on Reset Status bit
	For details of bit operation, see Register 5-3.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 5-3.

11.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/ counter
- Readable and writable
- Dedicated 8-bit software programmable prescaler
- · Clock source selectable to be external or internal
- Interrupt-on-overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- Edge select for external clock

REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER

Figure 11-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

The T0CON register (Register 11-1) is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TMR0ON | T08BIT | TOCS | TOSE | PSA | T0PS2 | T0PS1 | T0PS0 |
| bit 7 | | | | | | | bit 0 |

Legend:					
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'		
u = Bit is uncha	anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets		
'1' = Bit is set '0' = Bit is cleared					
bit 7	TMR0ON: Ti	mer0 On/Off Control bit			
	1 = Enables	Timer0			
	0 = Stops Ti	mer0			
bit 6	TO8BIT: Time	er0 8-bit/16-bit Control bit			
	1 = Timer0 i	s configured as an 8-bit timer,	/counter		
	0 = Timer0 i	s configured as a 16-bit timer,	/counter		
bit 5	TOCS: Timer	0 Clock Source Select bit			
	1 = Transitio	on on T0CKI pin			
	0 = Internal	instruction cycle clock (CLKO)		
bit 4	TOSE: Timer	0 Source Edge Select bit			
	1 = Increme	nt on high-to-low transition or	TOCKI pin		
	0 = Increme	nt on low-to-high transition or	n TOCKI pin		
bit 3	PSA: Timer0 Prescaler Assignment bit				
	1 = TImer0	prescaler is NOT assigned. Ti	mer0 clock input bypasses prescaler.		
	0 = 1 imer 0	prescaler is assigned. Timer0	clock input comes from prescaler output.		
bit 2-0	T0PS<2:0>:	Timer0 Prescaler Select bits			
	111 = 1:256	Prescale value			
	110 = 1:128	Prescale value			
	101 = 1.64 100 = 1.32	Prescale value			
	011 = 1:16	Prescale value			
	010 = 1:8	Prescale value			
	001 = 1:4	Prescale value			
	000 = 1:2	Prescale value			

PIC18F1220/1320

FIGURE 11-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE







Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	—	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
PIE1	—	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
IPR1	—	ADIP	RCIP	TXIP	_	CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
TMR1L	Holding Reg		xxxx xxxx	uuuu uuuu						
TMR1H	Holding Reg	xxxx xxxx	uuuu uuuu							
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	u0uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

15.5.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the RB3/CCP1/P1A pin, while the complementary PWM output signal is output on the RB2/P1B/INT2 pin (Figure 15-6). This mode can be used for half-bridge applications, as shown in Figure 15-7, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, PDC6:PDC0 (PWM1CON<6:0>), sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 15.5.6 "Programmable Dead-Band Delay"** for more details of the dead-band delay operations. The TRISB<3> and TRISB<2> bits must be cleared to configure P1A and P1B as outputs.



FIGURE 15-7: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	01 11qq	0q qquu
PIR1	—	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	-000 -000	-000 -000
PIE1	—	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	-000 -000	-000 -000
IPR1	-	ADIP	RCIP	TXIP	_	CCP1IP	TMR2IP	TMR1IP	-111 -111	-111 -111
TMR2	Timer2 Mo		0000 0000	0000 0000						
PR2	Timer2 Mo	dule Period I	Register						1111 1111	1111 1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
TRISB	PORTB Da	ata Direction	Register						1111 1111	1111 1111
CCPR1H	Enhanced	Capture/Con	npare/PWM	Register 1 H	ligh Byte				xxxx xxxx	uuuu uuuu
CCPR1L	Enhanced	Capture/Con	npare/PWM	Register 1 L	Low Byte				xxxx xxxx	uuuu uuuu
CCP1CON	P1M1 P1M0 DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0							0000 0000	0000 0000	
ECCPAS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	0000 0000
PWM1CON	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	uuuu uuuu
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0000 qq00	0000 qq00

TABLE 15-5:	REGISTERS ASSOCIATED WITH ENHANCED PWM AND TIMER2

 $\label{eq:loss} \begin{array}{ll} \mbox{Legend:} & x = \mbox{unknown}, \mbox{u} = \mbox{unchanged}, \mbox{-} = \mbox{unimplemented}, \mbox{read as '0'}. \\ & \mbox{Shaded cells are not used by the ECCP module in Enhanced PWM mode}. \end{array}$

SPEN RX9 SREN CREN ADDEN FER OER RX9D bit 7 bit 0 bit 0 bit 0 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared '0' = Bit is cleared '0' = Bit is cleared bit 7 SPEN: Serial Port Enable bit 1 = Serial port disabled (clonfigures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Serial Set bit reception 0 = Serial Set Set receive Don't care. Synchronous mode: Don't care. Don't care. Synchronous mode: 1 = Enables single receive 1 = Enables continuous Receive Enable bit Asynchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode: 1 = Enables continuous receive 1 = Enables continuous receive 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Di	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x			
bit 7 Denote in the intervent of the interven	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D			
Legend: W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets 'I' = Bit is set '0' = Bit is deared bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 8-bit reception 0 = Setects 8-bit reception 0 = Setects 8-bit reception 0 = Setects 8-bit reception 0 = Selects 8-bit receive Don't care. Synchronous modeMaster: 1 = Enables single receive 0 = Disables single receive 0 = Disables single receive 0 = Disables receiver Don't care. Synchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit Asynchronous mode: 1 = Enables continuous receive 0 = Disables continuous receive bit 3 ADDEN: Address Detect Change bit	bit 7	10.00	ONLEN	ONLEN	, abben	. 2.00	olint	bit 0			
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disable of (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Serial port disables of the reception 0 = Serial port care. Synchronous mode: Don't care. Synchronous mode: 1 = Enables single receive This bit is cleared after reception is complete. Synchronous mode: 1 = Enables receive This bit is cleared after reception is complete. Synchronous mode: 1 = Enables receiver 0 = Disables receiver 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables receiver 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables receiver 1 = Enables address detection, generates											
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets 1' = Bit is set '0' = Bit is cleared bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception 0 = Selects 9-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care. Don't care. Synchronous mode: - Slave: Don't care. Synchronous mode: - Slave: bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode: 1 = Enables continuous receive 1 = Enables continuous receive Synchronous mode: 1 = Enables continuous receive	Legend:										
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode Master: 1 = Enables single receive 0 = Disables single receive 0 = Disables single receive 0 = Disables single receive Don't care. Synchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables receiver 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit 3 ADDEN: Address Detect Enable bit Asynchronous mode: 1 = Enables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode: 1 = Enables address detection, all bytes are	R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
11 = Bit is set 10 = Bit is cleared bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 0 = Serial port disabled (held in Reset) bit 6 bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 0 = Selects 8-bit reception 0 bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode - Master: 1 1 = Enables single receive 0 0 = Disables single receive 0 1 = Enables receiver Synchronous mode: 1 = Enables receiver Synchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive and nointh bit can be used as parity bit Asynchronous mode = Sbit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set	u = Bit is uncha	anged	x = Bit is unkr	x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Rese							
bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 9-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode — Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode — Slave: Don't care. bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 3 = Enables receiver 1 = Enables receiver 0 = Disables receiver 3 xnchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 3-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 3-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error	'1' = Bit is set		'0' = Bit is clea	ared							
bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode - Master: Don't care. Don't care. Synchronous mode - Master: 1 = Enables single receive 0 = Disables single receive 0 = Disables single receive 0 = Disables single receive 0 = Disables continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode: 1 = Enables address detection, all bytes are received and ninth bit can be used as parity bit Asynchr											
1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode: 0 = Disables receiver Don't care. bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode = 0: 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode &-bit (RX9 = 0):	bit 7	SPEN: Serial	Port Enable bi	t							
 bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode - Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode: 1 = Enables single receive Don't care. bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 Overrun Error bit 1 = Overrun Error bit 1 = Overrun Error oit 1 = Overrun Error bit		1 = Serial por	rt enabled (cor	figures RX/D	T and TX/CK p	ins as serial por	t pins)				
bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode – Master: 1 = Enables single receive 1 = Enables single receive 0 = Disables single receive 1 = Enables single receive This bit is cleared after reception is complete. Synchronous mode – Slave: Don't care. Don't care. bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 1 = Enables continuous Receive Enable bit Asynchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables receiver 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don		0 = Serial po	rt disabled (hel	d in Reset)							
 1 = Selects 8-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don't care. Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode – Slave: Don't care. bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OVerrun error (can be cleared by clearing bit CREN) 0 = No rorun error 	bit 6	RX9: 9-bit Re	ceive Enable b	bit							
bit 5 SREN: Single Receive Enable bit Asynchronous mode – Master: 1 1 = Enables single receive 1 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode – Slave: Don't care. Don't care. Synchronous mode – Slave: Don't care. Don't care. bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 1 = Enables receiver 0 0 = Disables single receive Synchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error 0 bit 1 ORER: Overrun Error bit 1 =		1 = Selects 9 0 = Selects 8	-bit reception								
bit 0 Orient ongen receive intervention Asynchronous mode – Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode – Slave: Don't care. bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables receiver Synchronous mode: 1 = Enables receiver 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive Dit 3 bit 3 ADDEN: Address Detect Enable bit Asynchronous mode = 0: 1 = Enables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 8-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit <	bit 5	SREN. Single	Receive Enat	ole bit							
Don't care. Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode – Slave: Don't care. bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun Error bit 1 = Overrun error (can be cleared by clea		Asynchronous	s mode:								
Synchronous mode – Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode – Slave: Don't care. bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error		Don't care.									
 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode - Slave: Don't care. bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver 0 = Disables receiver 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit Everrun error (can be cleared by clearing bit CREN) 0 = No overrun error No overrun error No everrun error 		Synchronous	mode - Maste	<u>r:</u>							
bit 2 Disables single receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode: 1 = Enables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error		1 = Enables	single receive								
Synchronous mode – Slave: Don't care. bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error		This bit is clea	ared after receive	otion is compl	ete.						
bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error		Synchronous	mode – Slave:								
bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error		Don't care.									
Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error	bit 4	CREN: Contin	nuous Receive	Enable bit							
1 = Enables receiver Synchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error		Asynchronous	<u>s mode:</u>								
Synchronous mode: 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receivebit 3ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care.bit 2FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing errorbit 1OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error		0 = Disables	receiver								
 1 = Enables continuous receive until enable bit, CREN, is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0):		Synchronous	mode:								
 bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error 		1 = Enables of the second se	continuous rec	eive until enal	ble bit, CREN,	is cleared (CRE	N overrides SF	REN)			
bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error		0 = Disables	continuous rec	eive							
 Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, generates RCIF interrupt and loads RCREG when RX9D is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error 	bit 3	ADDEN: Add	ress Detect En	able bit							
 bit 2 bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error 		1 = Enables a	address detect	$(\overline{X9} = 1)$:	s RCIF interrur	ot and loads RCI	REG when RX	9D is set			
Asynchronous mode 8-bit (RX9 = 0): Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error		0 = Disables	address detec	tion, all bytes	are received a	nd ninth bit can	be used as par	rity bit			
Don't care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error		Asynchronous	<u>s mode 8-bit (F</u>	<u> X9 = 0):</u>							
bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error		Don't care.									
bit 1 Derror (can be updated by reading RCREG register and receiving next valid byte) 0 = No framing error bit 1 Derror bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error	bit 2	FERR: Framin	ng Error bit								
bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error		1 = Framing 0 0 = No fram	error (can be u ning error	pdated by rea	ading RCREG	register and rece	eiving next vali	d byte)			
1 = Overrun error (can be cleared by clearing bit CREN)0 = No overrun error	bit 1	OERR: Overr	un Error bit								
		1 = Overrun e 0 = No overru	error (can be c un error	leared by clea	aring bit CREN)					
bit 0 RX9D: 9th bit of Received Data	bit 0	RX9D: 9th bit	of Received D	ata							
This can be address/data bit or a parity bit and must be calculated by user firmware.		This can be a	ddress/data bit	or a parity bi	t and must be	calculated by us	er firmware.				

REGISTER 16-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

22.2 DC Characteristics: Power-Down and Supply Current PIC18F1220/1320 (Industrial) PIC18LF1220/1320 (Industrial) (Continued)

PIC18LF (Indus	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18F12 (Indus	Standa Operati	rd Oper	l) rial nded							
Param No.	Device	Тур.	Max.	Units		Conditions				
	Supply Current (IDD) ^(2,3)									
	PIC18LF1220/1320	9.2	15	μΑ	-10°C					
		9.6	15	μA	+25°C	VDD = 2.0V				
		12.7	18	μA	+70°C					
	PIC18LF1220/1320	22	30	μA	-10°C		Fosc = 32 kHz ⁽⁴⁾			
		21	30	μA	+25°C	VDD = 3.0V	(SEC_IDLE mode,			
		20	35	μA	+70°C		Timer1 as clock)			
	All devices	50	80	μA	-10°C					
		45	80	μA	+25°C	VDD = 5.0V				
		45	80	μΑ	+70°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.





TABLE 22-2: LOW-VOLTAGE DETECT CHARACTERISTICS

PIC18LF1 (Indus	220/1320 .trial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F1220/1320 (Industrial, Extended)					$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Chara	cteristic	Min.	Тур†	Max.	Units	Conditions			
D420D		LVD Voltage on VDD T	Fransition High-to-Low	Industria	al Low Vol	tage (-10)°C to +85°	°C)			
		PIC18LF1220/1320	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved			
			LVDL<3:0> = 0001	N/A	N/A	N/A	V	Reserved			
			LVDL<3:0> = 0010	2.08	2.26	2.44	V				
			LVDL<3:0> = 0011	2.26	2.45	2.65	V				
			LVDL<3:0> = 0100	2.35	2.55	2.76	V				
			LVDL<3:0> = 0101	2.55	2.77	2.99	V				
			LVDL<3:0> = 0110	2.64	2.87	3.10	V				
			LVDL<3:0> = 0111	2.82	3.07	3.31	V				
			LVDL<3:0> = 1000	3.09	3.36	3.63	V				
			LVDL<3:0> = 1001	3.29	3.57	3.86	V				
			LVDL<3:0> = 1010	3.38	3.67	3.96	V				
			LVDL<3:0> = 1011	3.56	3.87	4.18	V				
			LVDL<3:0> = 1100	3.75	4.07	4.40	V				
			LVDL<3:0> = 1101	3.93	4.28	4.62	V				
			LVDL<3:0> = 1110	4.23	4.60	4.96	V				

Legend: Shading of rows is to assist in readability of the table.

† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
125	TdtV2ckl	<u>SYNC RCV (MASTER & SLAVE)</u> Data Hold before CK↓ (DT hold time)	10		ns	
126	TckL2dtl	Data Hold after CK \downarrow (DT hold time)	15	—	ns	

TABLE 22-12: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

TABLE 22-13: A/D CONVERTER CHARACTERISTICS: PIC18F1220/1320 (INDUSTRIAL) PIC18LF1220/1320 (INDUSTRIAL)

Param No.	Symbol	Characteristic		Min.	Тур.	Max.	Units	Conditions
A01	NR	Resolution		—	_	10	bit	$\Delta VREF \ge 3.0V$
A03	EIL	Integral Linearity	Error	_		<±1	LSb	$\Delta VREF \ge 3.0V$
A04	Edl	Differential Linea	arity Error	—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A06	EOFF	Offset Error		—	—	<±1	LSb	$\Delta VREF \ge 3.0V$
A07	Egn	Gain Error		—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A10	—	Monotonicity		gu	uarantee	d ⁽²⁾	_	
A20	$\Delta VREF$	Reference Voltag (VREFH – VREFL)	3		AVDD – AVSS	V	For 10-bit resolution	
A21	Vrefh	Reference Voltag	AVss + 3.0V	_	AVDD + 0.3V	V	For 10-bit resolution	
A22	Vrefl	Reference Voltag	AVss-0.3V	—	AVDD - 3.0V	V	For 10-bit resolution	
A25	VAIN	Analog Input Vol	tage	Vrefl		Vrefh	V	
A28	AVdd	Analog Supply V	oltage	Vdd - 0.3	_	VDD + 0.3	V	
A29	AVss	Analog Supply V	oltage	Vss – 0.3	_	Vss + 0.3	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source		—	_	2.5	kΩ	
A40	IAD	A/D Conversion	PIC18F1X20	—	180	—	μΑ	Average current
		Current (VDD)	PIC18LF1X20	—	90	—	μA	consumption when A/D is on (Note 1)
A50	IREF	VREF Input Current (Note 3)			_	±5 ±150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current specification includes any such leakage from the A/D module.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: VREFH current is from RA3/AN3/VREF+ pin or AVDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF- pin or AVss, whichever is selected as the VREFL source.



FIGURE 23-28: AIPD TIMER1 OSCILLATOR, -10°C TO +70°C SLEEP MODE, TMR1 COUNTER DISABLED



© 2002-2015 Microchip Technology Inc.



FIGURE 23-31: △IPD LVD vs. VDD SLEEP MODE, LVDL3:LVDL0 = 0001 (2V)



