



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	UART/USART
Peripherals	POR, WDT
Number of I/O	32
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89c61x2bbd-00-557

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM


P89C60X2/61X2

FEATURES

- 80C51 Central Processing Unit
- 64 kbytes Flash
- 512 bytes RAM (P89C60X2)
- 1024 bytes RAM (P89C61X2)
- Boolean processor
- Fully static operation
- In-System Programmable (ISP) Flash memory
- 12-clock operation with selectable 6-clock operation (via software or via parallel programmer)
- Memory addressing capability
 - Up to 64 kbytes ROM and 64 kbytes RAM
- Power control modes:
 - Clock can be stopped and resumed
 - Idle mode
- Power-down mode
- Two speed ranges
 - 0 to 20 MHz with 6-clock operation
- 0 to 33 MHz with 12-clock operation

- LQFP, PLCC, and DIP packages
- Dual Data Pointers
- Three security bits
- Four interrupt priority levels
- Six interrupt sources
- Four 8-bit I/O ports
- Full-duplex enhanced UART
 - Framing error detection
 - Automatic address recognition
- Three 16-bit timers/counters T0, T1 (standard 80C51) and additional T2 (capture and compare)
- Programmable clock-out pin
- Watchdog timer
- Asynchronous port reset
- Low EMI (inhibit ALE, 6-clock mode)
- Wake-up from Power Down by an external interrupt

BLOCK DIAGRAM 2 (CPU-ORIENTED)



PIN DESCRIPTIONS

	PI	N NUMBE	R		
MNEMONIC	PLCC	DIP	LQFP	TYPE	NAME AND FUNCTION
V_{SS}	22	20	16		Ground: 0 V reference.
V _{CC}	44	40	38	'	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	43–36	39–32	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and received code bytes during Flash programming. External pull-ups are required during program verification.
P1.0-P1.7	2–9	1–8	40–44, 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions for Port 1 include:
	2	1	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/clockout (see Programmable Clock-Out)
	3	2	41	1	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction control
P2.0-P2.7	24–31	21–28	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during Flash programming and verification.
P3.0-P3.7	11, 13–19	10–17	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:
	11	10	5	lт	RxD (P3.0): Serial input port
	13	11	7	0	TxD (P3.1): Serial output port
	14	12	8	Ιĭ	INTO (P3.2): External interrupt
	15	13	9	Ιi	INT1 (P3.3): External interrupt
	16	14	10	Li	T0 (P3.4): Timer 0 external input
	17	15	11	Li	T1 (P3.5): Timer 1 external input
	18	16	12	Ö	WR (P3.6): External data memory write strobe
	19	17	13	ő	RD (P3.7): External data memory read strobe
RST	10	9	4	Ī	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .
ALE/PROG	33	30	27	0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (12-clk) or 1/3 (6-clk Mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during Flash programming. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.
PSEN	32	29	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	35	31	29	ı	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to FFFFH. If EA is held high, the device executes from internal program memory. This pin also receives the 5 V / 12 V programming supply voltage (V _{PP}) during Flash programming. If security bit 1 is programmed, EA will be internally latched on Reset.

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

	PIN NUMBER PLCC DIP LQFP				
MNEMONIC			TYPE	NAME AND FUNCTION	
XTAL1	21	19	15		Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	20	18	14	0	Crystal 2: Output from the inverting oscillator amplifier.

NOTE

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{CC} + 0.5 V or V_{SS} – 0.5 V, respectively.

SPECIAL FUNCTION REGISTERS (see notes on next page)

SYMBOL	DESCRIPTION	DIRECT ADDRESS	B MSB	IT ADDRE	SS, SYM	BOL, OR	ALTERNA	TIVE PO	RT FUNC	TION LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	_	_	_	_	-	_	EXTRAM	AO	xxxxxx00B
AUXR1#	Auxiliary 1	A2H	_	-	-	-	GF2	0	-	DPS	xxx000x0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
CKCON	Clock Control Register	8FH	_	WDX2	_	<u> </u>	_	<u> </u>	<u> </u>	X2	x0xxxxx0B
DPTR:	Data Pointer (2 bytes)										1
DPH	Data Pointer High	83H									00H
DPL	Data Pointer Low	82H									00H
			AF	AE	AD	AC	AB	AA	A9	A8	_
IE*	Interrupt Enable	A8H	ĒĀ	_	ET2	ES	ET1	EX1	ET0	EX0	0x000000B
			BF	BE	BD	BC	BB	BA	B9	B8	
IP*	Interrupt Priority	B8H	_	_	PT2	PS	PT1	PX1	PT0	PX0	xx000000B
IPH#	Interrupt Priority High	B7H	_	_	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	xx000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	<u> </u>
P1*	Port 1	90H	-	_		<u> </u>			T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	<u> </u>
P3*	Port 3	ВОН	RD	WR	T1	T0	ĪNT1	ĪNT0	TxD	RxD	FFH
PCON#1	Power Control	87H	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL	00xx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	-	Р	000000x0B
RACAP2H#	Timer 2 Capture High	CBH									00H
RACAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	A9H									00H
SADEN#	Slave Address Mask	B9H									00H
SBUF	Serial Data Buffer	99H									xxxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	1
SCON*	Serial Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
T000N#		0011	CF	CE	CD	CC	CB	CA	C9	C8	
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
T2MOD#	Timer 2 Mode Control	C9H	-	_	_	_	_		T2OE	DCEN	xxxxxxx00B
TH0	Timer High 0	8CH									00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TL0	Timer Low 0	8AH									00H
TL1 TL2#	Timer Low 1	8BH									00H
11 /#	Timer Low 2	CCH									00H
TMOD	Timer Mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	00H

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

P89C60X2/61X2

Table 1.

CLOCK MODE CONFIG BIT (FX2)	X2 bit in CKCON	DESCRIPTION		
erased	0	12-clock mode (default)		
erased	1	6-clock mode		
programmed	х	6-clock mode		

NOTE:

1. Default clock mode after ChipErase is set to 12-clock.




Figure 1. Flash Memory Configuration

Power-On Reset Code Execution

The P89C60X2/61X2 contains a special Flash register, the STATUS BYTE. At the falling edge of reset, the P89C60X2/61X2 examines the contents of the Status Byte. If the Status Byte is set to zero, power-up execution starts at location 0000H, which is the normal start address of the user's application code. When the Status Byte is set to a value other than zero, the factory masked-ROM ISP boot loader is invoked. The factory default for the Status Byte is FFh. Once set to 00h, the Status Byte can only be changed back to FFh by a full-chip erase operation when using ISP.

Hardware Activation of the Boot Loader

The boot loader can also be executed by holding $\overline{\text{PSEN}}$ LOW, $\overline{\text{EA}}$ greater than V_{IH} (such as +5 V), and ALE HIGH (or not connected) at the falling edge of RESET. This is the same effect as having a non-zero status byte. This allows an application to be built that will normally execute the end user's code but can be manually forced into ISP operation.

After programming the Flash, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 0000H.

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

P89C60X2/61X2

Table 2. Intel-Hex Records Used by In-System Programming

RECORD TYPE	COMMAND/DATA FUNCTION						
00	Program Data :nnaaaa00ddddcc Where: nn = number of bytes (hex) in record aaaa = memory address of first byte in record dddd = data bytes cc = checksum Example: :10008000AF5F67F0602703E0322CFA92007780C3FD						
01	<pre>End of File (EOF), no operation :xxxxxx01cc Where: xxxxxx = required field, but value is a "don't care" cc = checksum Example: :00000001FF</pre>						
03	Miscellaneous Write Functions :nnxxxx03ffssddcc Where: nn = number of bytes (hex) in record xxxx = required field, but value is a "don't care" 03 = Write Function ff = subfunction code ss = selection code dd = data input (as needed) cc = checksum Subfunction Code = 04 (Set Status Byte to 00h)						
	ff = 04 ss = don't care Example: :020000030400F7 set status byte to 00h (device executes user code after Reset)						
	Subfunction Code = 05 (Program Security Bits) ff = 05 ss = 00 program security bit 1 (inhibit writing to Flash) 01 program security bit 2 (inhibit Flash verify) 02 program security bit 3 (disable external memory) Example: :020000030501F5 program security bit 2						
	Subfunction Code = 06 (Program Flash X2 bit) ff = 06 ss = 02 program FX2 bit (dd = 80) ⇒ 6-clk. mode enabled dd = data Example 1: :0300000306028072 program FX2 bit (enable 6-clk. mode)						

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

P89C60X2/61X2

RECORD TYPE	COMMAND/DATA FUNCTION						
03 (cont.)	Subfunction Code = 07 (Full Chip Erase) Erases all blocks, security bits, and sets status byte to default values ff = 07 ss = don't care dd = don't care Example: :0100000307F5 full chip erase						
	Subfunction Code = OC (Erase 4k blocks) ff = OC ss = block code as shown below: block 0, 0k ~ 4k, 00H block 1, 4k ~ 8k, 10H block 2, 8k ~ 12k, 20H block 3, 12k ~ 16k, 30H block 4, 16k ~ 20k, 40H block 5, 20k ~ 24k, 50H block 6, 24k ~ 28k, 60H block 7, 28k ~ 32k, 70H block 8, 32k ~ 36k, 80H block 9, 36k ~ 40k, 90H block 10, 40k ~ 44k, A0H block 11, 44k ~ 48k, B0H block 12, 48k ~ 52k, C0H block 13, 52k ~ 56k, D0H block 14, 56k ~ 60k, E0H block 15, 60k ~ 64k, F0H Example:						
04	:020000030C20CF erase 4k block 2 Display Device Data or Blank Check – Record type 04 causes the contents of the entire Flash array to be sent out the serial port in a formatted display. This display consists of an address and the contents of 16 bytes starting with that address. No display of the device contents will occur if security bit 2 has been programmed. Data to the serial port is initiated by the reception of any character and terminated by the reception of any character.						
	General Format of Function 04 :05xxxx04sssseeeeffcc Where: 05						

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

P89C60X2/61X2

Security

The security feature protects against software piracy and prevents the contents of the FLASH from being read. The Security Lock bits are located in FLASH. The P89C60X2/61X2 has 3 programmable security lock bits that will provide different levels of protection for the on-chip code and data (see Table 3). Unlike the ROM and OTP versions, the security lock bits are independent. LB3 includes the security protection of LB1.

Table 3.

SECURITY LOCK BITS ¹	PROTECTION DESCRIPTION				
Level	PROTECTION DESCRIPTION				
LB1	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory.				
LB2	Program verification is disabled				
LB3	External execution is disabled.				

NOTE:

^{1.} The security lock bits are independent.

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

P89C60X2/61X2

OSCILLATOR CHARACTERISTICS

Using the oscillator, XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. However, minimum and maximum high and low times specified in the data sheet must be observed.

Clock Control Register (CKCON)

This device provides control of the 6-clock/12-clock mode by both an SFR bit (bit X2 in register CKCON) and a Flash bit (bit FX2, located in the Security Block). When X2 is 0, 12-clock mode is activated. By setting this bit to 1, the system is switching to 6-clock mode. Having this option implemented as SFR bit, it can be accessed anytime and changed to either value. Changing X2 from 0 to 1 will result in executing user code at twice the speed, since all system time intervals will be divided by 2. Changing back from 6-clock to 12-clock mode will slow down running code by a factor of 2.

The Flash clock control bit (FX2) activates the 6-clock mode when programmed using a parallel programmer, superceding the X2 bit (CKCON.0). Please also see Table 4 below.

Table 4.

FX2 clock mode bit (can only be set by parallel programmer)	X2 bit (CKCON.0)	CPU clock mode
erased	0	12-clock mode (default)
erased	1	6-clock mode
programmed	X	6-clock mode

Programmable Clock-Out Pin

A 50% duty cycle clock can be programmed to be output on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency in 12-clock mode (122 Hz to 8 MHz in 6-clock mode).

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

 $\frac{\text{Oscillator Frequency}}{\text{n} \times (65536-\text{RCAP2H}, \text{RCAP2L})}$

Where:

n = 2 in 6-clock mode, 4 in 12-clock mode.

(RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

RESET

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods in 12-clock and 12 oscillator periods in 6-clock mode), while the oscillator is running. To insure a reliable power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles, unless it has been set to 6-clock operation using a parallel programmer.

LOW POWER MODES

Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

Idle Mode

In idle mode (see Table 5), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

P89C60X2/61X2

Power-Down Mode

To save even more power, a Power Down mode (see Table 5) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return V_{CC} to the minimum specified operating voltages before the Power Down Mode is terminated.

Either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

To terminate Power Down with an external interrupt, INTO or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

Design Consideration

When the idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE™ Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked in the following way:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the device is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

POWER-ON FLAG

The Power-On Flag (POF) is set by on-chip circuitry when the V_{CC} level on the P89C60X2/61X2 rises from 0 to 5 V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V_{CC} level must remain above 3 V for the POF to remain unaffected by the V_{CC} level.

Table 5. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

TIMER 0 AND TIMER 1 OPERATION

Timer 0 and Timer 1

The "Timer" or "Counter" function is selected by control bits C/\overline{T} in the Special Function Register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.

Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. Figure 4 shows the Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TFn. The counted input is enabled to the Timer when TRn = 1 and either GATE = 0 or $\overline{\text{INTn}}$ = 1. (Setting GATE = 1 allows the Timer to be controlled by external input $\overline{\text{INTn}}$, to facilitate pulse width measurements). TRn is a control bit in the Special Function Register TCON (Figure 5).

The 13-bit register consists of all 8 bits of THn and the lower 5 bits of TLn. The upper 3 bits of TLn are indeterminate and should be ignored. Setting the run flag (TRn) does not clear the registers.

Mode 0 operation is the same for Timer 0 as for Timer 1. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

Mode 1

Mode 1 is the same as Mode 0, except that the Timer register is being run with all 16 bits.

Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TLn) with automatic reload, as shown in Figure 6. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of THn, which is preset by software. The reload leaves THn unchanged.

Mode 2 operation is the same for Timer 0 as for Timer 1.

Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is shown in Figure 7. TL0 uses the Timer 0 control bits: C/\overline{T} , GATE, TR0, and TF0 as well as pin $\overline{\text{INT0}}$. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.




Figure 11. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 12. Timer 2 Auto Reload Mode (DCEN = 1)

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

P89C60X2/61X2

FULL-DUPLEX ENHANCED UART

Standard UART operation

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost.) The serial port receive and transmit registers are both accessed at Special Function Register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 the oscillator frequency (in 12-clock mode) or 1/6 the oscillator frequency (in 6-clock mode).

Mode 1: 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.

Mode 2: 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency (in 12-clock mode) or 1/16 or 1/32 the oscillator frequency (in 6-clock mode).

Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming.

The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

Serial Port Control Register

The serial port control and status register is the Special Function Register SCON, shown in Figure 14. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

Baud Rates

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12 (in 12-clock mode) or / 6 (in 6-clock mode). The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), and the port pins in 12-clock mode, the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency. In 6-clock mode, the baud rate is 1/32 or 1/16 the oscillator frequency, respectively.

Mode 2 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times \text{(Oscillator Frequency)}$$

Where

n = 64 in 12-clock mode, 32 in 6-clock mode

The baud rates in Modes 1 and 3 are determined by the Timer 1 or Timer 2 overflow rate.

Using Timer 1 to Generate Baud Rates

When Timer 1 is used as the baud rate generator (T2CON.RCLK = 0, T2CON.TCLK = 0), the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Mode 1. 3 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times \text{(Timer 1 Overflow Rate)}$$

Where:

n = 32 in 12-clock mode, 16 in 6-clock mode

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In the most typical applications, it is configured for "timer" operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:

Mode 1, 3 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times \frac{\text{Oscillator Frequency}}{12 \times [256-(\text{TH1})]}$$

Where:

n = 32 in 12-clock mode, 16 in 6-clock mode

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. Figure 15 lists various commonly used baud rates and how they can be obtained from Timer 1.




Figure 17. Serial Port Mode 1




Figure 19. Serial Port Mode 3

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

P89C60X2/61X2

	lress = 98H Addressable							ı	Reset Value = 0000 0000E
	7	6	5	4	3	2	1	0	
	SM0/F	E SM1	SM2	REN	TB8	RB8	TI	RI	
	(SMODO) = 0/1)*	•	•					_
Symbol	Position	Functio	n						
FE	SCON.7	cleared		ames but sho					tected. The FE bit is not nust be set to enable
SM0	SCON.7	Serial P	ort Mode I	Bit 0, (SMOD	00 must = 0 to a	access bit	SM0)		
SM1	SCON.6	Serial P	ort Mode I	Bit 1					
		SM0	SM1	Mode	Description	Bauc	I Rate**		
		0	0 1	0 1	shift register 8-bit UART	f _{OSC} /	,	mode) or f	OSC/6 (6-clk mode)
		1	0	2	9-bit UART	f _{OSC} /			/16 (6-clock mode) or
		1	1	3	9-bit UART	varia	•	,	
SM2	SCON.5	unless t Broadca	he receive ast Addres	ed 9th data bi s. In Mode 1	it (RB8) is 1, in , if SM2 = 1 the	dicating ar en RI will n	n address, a ot be activa	and the red ated unless	= 1 then RI will not be set ceived byte is a Given or s a valid stop bit was SM2 should be 0.
REN	SCON.4	Enables	serial rec	eption. Set b	y software to e	nable rece	eption. Clea	r by softw	are to disable reception.
TB8	SCON.3	The 9th	data bit th	at will be tra	nsmitted in Mo	des 2 and	3. Set or cl	ear by sof	tware as desired.
RB8	SCON.2	was rec	eived.	the 9th data not used.	bit that was re	ceived. In	Mode 1, if	SM2 = 0, F	RB8 is the stop bit that
TI	SCON.1				hardware at the , in any serial t				e 0, or at the beginning of y software.
RI	SCON.0		time in the						0, or halfway through the ust be cleared by
TES: MOD0 is locate ISC = oscillator									SU01628

Figure 20. SCON: Serial Port Control Register

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

P89C60X2/61X2




Figure 24. Interrupt Enable (IE) Register




Figure 25. Interrupt Priority (IP) Register




Figure 26. Interrupt Priority HIGH (IPH) Register

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

P89C60X2/61X2




Figure 30. Internal and External Data Memory Address Space with EXTRAM = 0

HARDWARE WATCHDOG TIMER (ONE-TIME ENABLED WITH RESET-OUT FOR P89C51RA2/RB2/RC2/RD2xx)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the Watchdog Timer reset (WDTRST) SFR. The WDT is disabled at reset. To enable the WDT, the user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When the WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When the WDT overflows, it will drive an output reset HIGH pulse at the RST-pin (see the note below).

Using the WDT

To enable the WDT, the user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When the WDT is

enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT, the user must write 01EH and 0E1h to WDTRST. WDTRST is a write only register. the WDT counter cannot be read or written. When the WDT overflows, it will generate an output RESET pulse at the reset pin (see note below). The RESET pulse duration is 98 \times ToSC (6-clock mode; 196 in 12-clock mode), where ToSC = 1/foSC. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

P89C60X2/61X2




Figure 36. AC Testing Input/Output




Figure 37. Float Waveform




Figure 38. I_{CC} vs. FREQ for 12-clock operation Valid only within frequency specifications

80C51 8-bit Flash microcontroller family 64KB Flash, 512B/1024B RAM

P89C60X2/61X2




Figure 39. I_{CC} Test Condition, Active Mode All other pins are disconnected




Figure 40. I_{CC} Test Condition, Idle Mode All other pins are disconnected




Figure 41. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes $t_{CLCH} = t_{CHCL} = 5 ns$




Figure 42. I_{CC} Test Condition, Power Down Mode All other pins are disconnected. V_{CC} = 2 V to 5.5 V