

Welcome to **E-XFL.COM** 

# **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	440
Number of Logic Elements/Cells	3520
Total RAM Bits	81920
Number of I/O	37
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	49-VFBGA
Supplier Device Package	49-UCBGA (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40lm4k-cm49tr1k

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




# iCE40LM Family Data Sheet Architecture

March 2016 Data Sheet DS1045

## **Architecture Overview**

The iCE40LM family architecture contains an array of Programmable Logic Blocks (PLB), two Strobe Generators, two user configurable I<sup>2</sup>C controllers, two user configurable SPI controllers, and blocks of sysMEM<sup>™</sup> Embedded Block RAM (EBR) surrounded by Programmable I/O (PIO). Figure 2-1shows the block diagram of the iCE40LM-4K device.

Figure 2-1. iCE40LM-4K Device, Top View



The logic blocks, Programmable Logic Blocks (PLB) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each column has either logic blocks or EBR blocks. The PIO cells are located at the top and bottom of the device, arranged in banks. The PLB contains the building blocks for logic, arithmetic, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the iCE40LM family, There are two sysIO banks, one on top and one on bottom. User can connect both  $V_{\text{CCIOS}}$  together, if all the I/Os are using the same voltage standard. Refer to the details in later sections of this document. The sysMEM EBRs are large 4 kbit, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO with user logic using PLBs.

Every device in the family has two user SPI ports, one of these (right side) SPI port also supports programming and configuration of the device. The iCE40LM also includes two user I<sup>2</sup>C ports, and two Strobe Generators.


© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### **PLB Blocks**

The core of the iCE40LM device consists of Programmable Logic Blocks (PLB) which can be programmed to perform logic and arithmetic functions. Each PLB consists of eight interconnected Logic Cells (LC) as shown in Figure 2-2. Each LC contains one LUT and one register.

Figure 2-2. PLB Block Diagram



#### **Logic Cells**

Each Logic Cell includes three primary logic elements shown in Figure 2-2.

- A four-input Look-Up Table (LUT) builds any combinational logic function, of any complexity, requiring up to four inputs. Similarly, the LUT element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUTs to create wider logic functions.
- A 'D'-style Flip-Flop (DFF), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- Carry Logic boosts the logic efficiency and performance of arithmetic functions, including adders, subtracters, comparators, binary counters and some wide, cascaded logic functions.

Table 2-1. Logic Cell Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	10, 11, 12, 13	Inputs to LUT
Input	Control signal	Enable	Clock enable shared by all LCs in the PLB
Input	Control signal	Set/Reset <sup>1</sup>	Asynchronous or synchronous local set/reset shared by all LCs in the PLB.
Input	Control signal	Clock	Clock one of the eight Global Buffers, or from the general-purpose interconnects fabric shared by all LCs in the PLB
Input	Inter-PLB signal	FCIN	Fast carry in
Output	Data signals	0	LUT or registered output
Output	Inter-PFU signal	FCOUT	Fast carry out

<sup>1.</sup> If Set/Reset is not used, then the flip-flop is never set/reset, except when cleared immediately after configuration.



## **Routing**

There are many resources provided in the iCE40LM devices to route signals individually with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PLB connections are made with three different types of routing resources: Adjacent (spans two PLBs), x4 (spans five PLBs) and x12 (spans thirteen PLBs). The Adjacent, x4 and x12 connections provide fast and efficient connections in the diagonal, horizontal and vertical directions.

The design tool takes the output of the synthesis tool and places and routes the design.

### **Clock/Control Distribution Network**

Each iCE40LM device has six global inputs, two pins on the top bank and four pins on the bottom bank

These global inputs can be used as high fanout nets, clock, reset or enable signals. The dedicated global pins are identified as Gxx and the global buffers are identified as GBUF[7:0]. These six inputs may be used as general purpose I/O if they are not used to drive the clock nets.

Table 2-2 lists the connections between a specific global buffer and the inputs on a PLB. All global buffers optionally connect to the PLB CLK input. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Set/Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input. GBUF[7:6, 3:0] can connect directly to G[7:6, 3:0] pins respectively. GBUF4 and GBUF5 can connect to the two on-chip Strobe Generators (GBUF4 connects to LPSG, GBUF5 connects to HSSG).

Table 2-2. Global Buffer (GBUF) Connections to Programmable Logic Blocks

Global Buffer	LUT Inputs	Clock	Clock Enable	Reset
GBUF0		Yes	Yes	
GBUF1	1	Yes		Yes
GBUF2	1	Yes	Yes	
GBUF3	Yes, any 4 of 8	Yes		Yes
GBUF4	GBUF Inputs	Yes	Yes	
GBUF5	1	Yes		Yes
GBUF6		Yes	Yes	
GBUF7	1	Yes		Yes

The maximum frequency for the global buffers are shown in the iCE40LM External Switching Characteristics tables later in this document.

#### **Global Hi-Z Control**

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE40LM device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user I/O pins into their high-impedance state.

#### **Global Reset Control**

The global reset control signal connects to all PLB and PIO flip-flops on the iCE40LM device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application.



## sysCLOCK Phase Locked Loops (PLLs) - NOT SUPPORTED on the 25-Pin WLCSP

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The iCE40LM devices have one sys-CLOCK PLL (Please note that the 25-pin WLCSP package does not support the PLL). REFERENCECLK is the reference frequency input to the PLL and its source can come from an external I/O pin, the internal strobe generator or from internal routing. EXTFEEDBACK is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLLOUT output has an output divider, thus allowing the PLL to generate different frequencies for each output. The output divider can have a value from 1 to 64 (in increments of 2X). The PLLOUT outputs can all be used to drive the iCE40 global clock network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-3.

The timing of the device registers can be optimized by programming a phase shift into the PLLOUT output clock which will advance or delay the output clock with reference to the REFERENCECLK clock. This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the tLOCK parameter has been satisfied.

The iCE40LM PLL functions the same as the PLLs in the iCE40 family. For more details on the PLL, see TN1251, iCE40 sysCLOCK PLL Design and Usage Guide.

Figure 2-3. PLL Diagram




Table 2-3 provides signal descriptions of the PLL block.



Table 2-3. PLL Signal Descriptions

Signal Name	Direction	Description
REFERENCECLK	Input	Input reference clock
BYPASS	Input	The BYPASS control selects which clock signal connects to the PLL-OUT output.  0 = PLL generated signal 1 = REFERENCECLK
EXTFEEDBACK	Input	External feedback input to PLL. Enabled when the FEEDBACK_PATH attribute is set to EXTERNAL.
DYNAMICDELAY[7:0]	Input	Fine delay adjustment control inputs. Enabled when DELAY_ADJUSTMENT_MODE is set to DYNAMIC.
LATCHINPUTVALUE	Input	When enabled, forces the PLL into low-power mode; PLL output is held static at the last input clock value. Set ENABLE ICEGATE_PORTA and PORTB to '1' to enable.
PLLOUTGLOBAL	Output	Output from the Phase-Locked Loop (PLL). Drives a global clock network on the FPGA. The port has optimal connections to global clock buffers GBUF4 and GBUF5.
PLLOUTCORE	Output	Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTLGOBAL port.
LOCK	Output	When High, indicates that the PLL output is phase aligned or locked to the input reference clock.
RESET	Input	Active low reset.

## sysMEM Embedded Block RAM Memory

Larger iCE40LM device includes multiple high-speed synchronous sysMEM Embedded Block RAMs (EBRs), each 4 kbit in size. This memory can be used for a wide variety of purposes including data buffering, and FIFO.

## sysMEM Memory Block

The sysMEM block can implement single port, pseudo dual port, or FIFO memories with programmable logic resources. Each block can be used in a variety of depths and widths as shown in Table 2-4.

Table 2-4. sysMEM Block Configurations<sup>1</sup>

Block RAM Configuration	Block RAM Configuration and Size	WADDR Port Size (Bits)	WDATA Port Size (Bits)	RADDR Port Size (Bits)	RDATA Port Size (Bits)	MASK Port Size (Bits)
SB_RAM256x16 SB_RAM256x16NR SB_RAM256x16NW SB_RAM256x16NRNW	256x16 (4K)	8 [7:0]	16 [15:0]	8 [7:0]	16 [15:0]	16 [15:0]
SB_RAM512x8 SB_RAM512x8NR SB_RAM512x8NW SB_RAM512x8NRNW	512x8 (4K)	9 [8:0]	8 [7:0]	9 [8:0]	8 [7:0]	No Mask Port
SB_RAM1024x4 SB_RAM1024x4NR SB_RAM1024x4NW SB_RAM1024x4NRNW	1024x4 (4K)	10 [9:0]	4 [3:0]	10 [9:0]	4 [3:0]	No Mask Port
SB_RAM2048x2 SB_RAM2048x2NR SB_RAM2048x2NW SB_RAM2048x2NRNW	2048x2 (4K)	11 [10:0]	2 [1:0]	11 [10:0]	2 [1:0]	No Mask Port

<sup>1.</sup> For iCE40LM EBR primitives with a negative-edged Read or Write clock, the base primitive name is appended with a 'N' and a 'R' or 'W' depending on the clock that is affected.



### **RAM Initialization and ROM Operation**

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

#### **Memory Cascading**

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

#### **RAM4k Block**

Figure 2-4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.

Figure 2-4. sysMEM Memory Primitives




Table 2-5. EBR Signal Descriptions

Signal Name	Direction	Description
WDATA[15:0]	Input	Write Data input.
MASK[15:0]	Input	Masks write operations for individual data bit-lines.  0 = write bit; 1 = don't write bit
WADDR[7:0]	Input	Write Address input. Selects one of 256 possible RAM locations.
WE	Input	Write Enable input.
WCLKE	Input	Write Clock Enable input.
WCLK	Input	Write Clock input. Default rising-edge, but with falling-edge option.
RDATA[15:0]	Output	Read Data output.
RADDR[7:0]	Input	Read Address input. Selects one of 256 possible RAM locations.
RE	Input	Read Enable input.
RCLKE	Input	Read Clock Enable input.
RCLK	Input	Read Clock input. Default rising-edge, but with falling-edge option.

The iCE40LM EBR block functions the same as EBR blocks in the iCE40 family. For further information on the sys-MEM EBR block, please refer to TN1250, Memory Usage Guide for iCE40 Devices.




## sysIO Buffer Banks

iCE40LM devices have up to two I/O banks with independent  $V_{CCIO}$  rails. Configuration bank  $V_{CC\_SPI}$  for the SPI I/Os is connected to  $V_{CCIO2}$  on the 25-pin WLCSP package.

### Programmable I/O (PIO)

The programmable logic associated with an I/O is called a PIO. The individual PIOs are connected to their respective sysIO buffers and pads. The PIOs are placed on the top and bottom of the devices.

Figure 2-5. I/O Bank and Programmable I/O Cell



The PIO contains three blocks: an input register block, output register block iCEGate<sup>™</sup> and tri-state register block. To save power, the optional iCEGate<sup>™</sup> latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Note that the freeze signal is common to the bank. These blocks can operate in a variety of modes along with the necessary clock and selection logic.

#### Input Register Block

The input register blocks for the PIOs on all edges contain registers that can be used to condition high-speed interface signals before they are passed to the device core.

#### **Output Register Block**

The output register block can optionally register signals from the core of the device before they are passed to the sysIO buffers.

Figure 2-6 shows the input/output register block for the PIOs.



#### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$ ,  $V_{CCIO\_0}$ ,  $V_{CCIO\_2}$  and  $V_{CC\_SPI}$  ( $V_{CC\_SPI}$  is connected to  $V_{CCIO\_2}$  on the 25-pin WLCSP and 36-pin ucBGA packages) reach the level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. You must ensure that all  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a device prior to configuration is tri-stated with a weak pull-up to  $V_{CCIO}$ . The I/O pins maintain the pre-configuration state until  $V_{CC}$  and  $V_{CCIO\_2}$  reach the defined levels. The I/Os take on the software user-configured settings only after  $V_{CC\_SPI}$  reaches the level and the device performs a proper download/configuration. Unused I/Os are automatically blocked and the pull-up termination is disabled.

### **Supported Standards**

The iCE40LM sysIO buffer supports all single-ended input and output standards. The buffer supports the LVCMOS 1.8, 2.5, and 3.3 V standards. The buffer has individually configurable options for bus maintenance (weak pull-up or none).

Table 2-7 and Table 2-8 show the I/O standards (together with their supply and reference voltages) supported by the iCE40LM devices.

Table 2-7. Supported Input Standards

Input Standard		V <sub>CCIO</sub> (Typical)			
input Standard	3.3 V	2.5 V	1.8 V		
Single-Ended Interfaces	•	•			
LVCMOS33	Yes				
LVCMOS25		Yes			
LVCMOS18			Yes		

Table 2-8. Supported Output Standards

Output Standard	V <sub>CCIO</sub> (Typical)
Single-Ended Interfaces	
LVCMOS33	3.3
LVCMOS25	2.5
LVCMOS18	1.8

## **On-Chip Strobe Generators**

The iCE40LM devices feature two different Strobe Generators. One is tailored for low-power operation (Low Power Strobe Generator – LPSG), and generates periodic strobes in the Microsecond (µs) ranges. The other is tailored for high speed operation (High Speed Strobe Generator – HSSG), and generates periodic strobes in the Nanosecond (ns) ranges. Add a paragraph:

The Strobe Generators (HSSG and LPSG) provide fixed periodic strobes, and these strobes can be used as a clock source. When used as a clock source, the HSSG can provide strobe frequency in the range of 5 MHz - 20 MHz. The LPSG can provide strobe frequency in the range of 4 kHz - 20 kHz.

For further information on how to use the LPSG and HSSG, please refer to TN1275, iCE40LM On-Chip Strobe Generator Usage Guide.



## User I<sup>2</sup>C IP

The iCE40LM devices have two I<sup>2</sup>C IP cores. Either of the two cores can be configured either as an I<sup>2</sup>C master or as an I<sup>2</sup>C slave. Both I<sup>2</sup>C cores have preassigned pins, or user can select different pins, when the core is used.

When the IP core is configured as master, it will be able to control other devices on the I<sup>2</sup>C bus through the preassigned pin interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an I<sup>2</sup>C Master. The I<sup>2</sup>C cores support the following functionality:

- · Master and Slave operation
- · 7-bit and 10-bit addressing
- Multi-master arbitration support
- · Clock stretching
- Up to 400 kHz data transfer speed
- · General Call support

For further information on the User I<sup>2</sup>C, please refer to TN1274, iCE40 I2C and SPI Hardened IP Usage Guide.

#### **User SPI IP**

The iCE40LM devices have two SPI IP cores. Both SPI cores have preassigned pins, or user can select different pins, when the SPI core is used. Both SPI IP core can be configured as a SPI master or as a slave. When the SPI IP core is configured as a master, it controls the other SPI enabled devices connected to the SPI Bus. When SPI IP core is configured as a slave, the device will be able to interface to an external SPI master.

The SPI IP core supports the following functions:

- Configurable Master and Slave modes
- · Full-Duplex data transfer
- · Mode fault error flag with CPU interrupt capability
- · Double-buffered data register
- · Serial clock with programmable polarity and phase
- · LSB First or MSB First Data Transfer

For further information on the User SPI, please refer to TN1274, iCE40 I2C and SPI Hardened IP Usage Guide.

### **High Drive I/O Pins**

The iCE40LM family devices offer 3 High Drive (HD) outputs in each device in the family. The HD outputs are ideal to drive LED signals on mobile application.

These HD outputs can be driven in different drive modes. The default is standard drive, which source/sink 8mA current nominally. When HD drive option is selected, these HD outputs can source/sink 24mA current nominally.

The pins on the HD I/Os are labeled with HD in it.

### **Power On Reset**

iCE40LM devices have power-on reset circuitry to monitor  $V_{CC}$ ,  $V_{CCIO\_0}$ ,  $V_{CCIO\_2}$  and  $V_{CC\_SPI}$  voltage levels during power-up and operation. At power-up, the POR circuitry monitors these voltage levels. It then triggers download from the external Flash memory after reaching the power-up levels specified in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration.



# iCE40LM Family Data Sheet DC and Switching Characteristics

March 2016 Data Sheet DS1045

## **Absolute Maximum Ratings**<sup>1, 2, 3</sup>

Supply Voltage V <sub>CC</sub>
Output Supply Voltage V <sub>CCIO</sub> and V <sub>CC_SPI</sub>
PLL Power Supply, V <sub>CCPLL</sub>
I/O Tri-state Voltage Applied
Dedicated Input Voltage Applied
Storage Temperature (Ambient)
Junction Temperature (T <sub>J</sub> )

<sup>1.</sup> Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## Recommended Operating Conditions<sup>1</sup>

Symbol	Parameter			Max.	Units
V <sub>CC</sub> <sup>1</sup>	Core Supply Voltage		1.14	1.26	V
V <sub>CCIO</sub> <sup>1, 2, 3</sup>	I/O Driver Supply Voltage	V <sub>CCIO_0</sub> , V <sub>CCIO_2</sub>	1.71	3.46	V
V <sub>CCPLL</sub> <sup>4</sup>	PLL Power Supply Voltage		1.14	1.26	V
V <sub>CC_SPI</sub> <sup>5</sup>	Config SPI port Power Supply Voltage		1.71	3.46	V
t <sub>JIND</sub>	Junction Temperature Industrial Operation		-40	100	°C

Like power supplies must be tied together. V<sub>CCIO\_0</sub> to V<sub>CCIO\_2</sub> if they are at same supply voltage and if they meet the power up sequence requirement. Please refer to Power Up Sequence section. V<sub>CC</sub> and V<sub>CCPLL</sub> are not recommended to be tied together. Please refer to TN1252, iCE40 Hardware Checklist.

## Power Supply Ramp Rates<sup>1, 2</sup>

Symbol	Parameter	Min.	Max.	Units
t <sub>RAMP</sub>	Power supply ramp rates for all power supplies.	0.01	10	V/ms

<sup>1.</sup> Assumes monotonic ramp rates.

<sup>2.</sup> Compliance with the Lattice Thermal Management document is required.

<sup>3.</sup> All voltages referenced to GND.

<sup>2.</sup> See recommended voltages by I/O standard in subsequent table.

<sup>3.</sup>  $V_{CCIO}$  pins of unused I/O banks should be connected to the  $V_{CC}$  power supply on boards.

<sup>4.</sup> For 25-pin WLCSP, PLL is not supported.

For 25-pin WLCSP and 36-pin ucBGA packages, V<sub>CC\_SPI</sub> is connected to V<sub>CCIO\_2</sub> on the package. V<sub>CC\_SPI</sub> is used to power the SPI1 ports in both configuration mode and user mode.

<sup>2.</sup> Power up sequence must be followed. Please refer to Power Up Sequence section.



# Supply Current 1, 2, 3, 4

Symbol	Symbol Parameter		Units
I <sub>CCSTDBY</sub>	Core Power Supply Static Current	100	uA
ICCPLLSTDBY	PLL Power Supply Static Current	11	uA
ICCIOSTDBY, ICC_SPISTDBY	V <sub>CCIO</sub> , V <sub>CC_SPI</sub> Power Supply Static Current	2.5	uA
I <sub>CCPEAK</sub>	Core Power Supply Startup Peak Current	11.2	mA
ICCPLLPEAK	PLL Power Supply Startup Peak Current	2.8	mA
I <sub>CCIOPEAK</sub> , I <sub>CC_SPIPEAK</sub>	V <sub>CCIO</sub> , V <sub>CC_SPI</sub> Power Supply Startup Peak Current	21.4	mA

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

- 2. Frequency = 0 MHz.
- 3. TJ = 25 °C, power supplies at nominal voltage.
- 4. Does not include pull-up.
- 5. For 25-pin WLCSP,  $V_{CCPLL}$  is tied internally on the package, and  $V_{CC\_SPI}$  is also connected to  $V_{CCIO\_2}$  on the package.

## User I<sup>2</sup>C Specifications

Parameter		spec (STD Mode)			spec (FAST Mode)			
Symbol			Тур	Max	Min	Тур	Max	Units
f <sub>SCL</sub>	Maximum SCL clock frequency	_	_	100	_	_	400	kHz
t <sub>HI</sub>	SCL clock HIGH Time	4	_		0.6		_	μs
t <sub>LO</sub>	SCL clock LOW Time	4.7	_	_	1.3	_	_	μs
t <sub>SU,DAT</sub>	Setup time (DATA)	250	_		100		_	ns
t <sub>HD,DAT</sub>	Hold time (DATA)	0	_	_	0	_	_	ns
t <sub>SU,STA</sub>	Setup time (START condition)	4.7	_	_	0.6	_	_	μs
t <sub>HD,STA</sub>	Hold time (START condition)	4	_	_	0.6	_	_	μs
t <sub>SU,STO</sub>	Setup time (STOP condition)	4	_	_	0.6	_	_	μs
t <sub>BUF</sub>	Bus free time between STOP and START	4.7	_	_	1.3	_	_	μs
t <sub>CO,DAT</sub>	SCL LOW to DATAOUT valid	_	_	3.4	_	_	0.9	μs

## **User SPI Specifications**

Parameter Symbol	Parameter Description	Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum SCK clock frequency	_	_	45	MHz
t <sub>HI</sub>	HIGH period of SCK clock	9	_	_	ns
t <sub>LO</sub>	LOW period of SCK clock	9	_	_	ns
t <sub>SUmaster</sub>	Setup time (master mode)	2	_	_	ns
t <sub>HOLDmaster</sub>	Hold time (master mode)	5	_	_	ns
t <sub>SUslave</sub>	Setup time (slave mode)	2	_	_	ns
t <sub>HOLDslave</sub>	Hold time (slave mode)	5	_	_	ns
t <sub>SCK2OUT</sub>	SCK to out (slave mode)	_	_	13.5	ns



## sysIO Recommended Operating Conditions

	V <sub>CCIO</sub> (V)					
Standard	Min.	Тур.	Max.			
LVCMOS 3.3	3.14	3.3	3.46			
LVCMOS 2.5	2.37	2.5	2.62			
LVCMOS 1.8	1.71	1.8	1.89			

## sysIO Single-Ended DC Electrical Characteristics

Input/	V	İL	V <sub>IH</sub> <sup>1</sup>		\/ NA	\/ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1 84				
Output Standard	Min. (V)	Max. (V)	Min. (V)	Max. (V)	V <sub>OL</sub> Max. (V)	V <sub>OH</sub> Min. (V)	I <sub>OL</sub> Max. (mA)	I <sub>OH</sub> Max. (mA)			
LVCMOS 3.3	-0.3	0.8	0.8 2.0	V <sub>CCIO</sub> + 0.2V	0.4	V <sub>CCIO</sub> - 0.4	8	-8			
EV CIVICO 3.5	0.5	0.0	2.0	VCCIO + 0.2 V	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1			
LVCMOS 2.5	-0.3	0.7	1.7	V <sub>CCIO</sub> + 0.2V	0.4	V <sub>CCIO</sub> - 0.4	6	-6			
LV CIVIOS 2.5	0.5	0.7	0.7	3.7	1.7	1.7	V CCIO + 0.2 V	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
LVCMOS 1.8	-0.3 0.35V <sub>CCIO</sub> 0.65V <sub>CCIO</sub> V <sub>CCIO</sub> + 0.2V	0.3 0.35V 0.65V	0.651/	0.35\/ 0.65\/	0.4	V <sub>CCIO</sub> - 0.4	4	-4			
EVOIVIOU 1.0	0.5	0.55 4 CCIO	0.03 A CCIO	V <sub>CCIO</sub> + 0.2V	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1			

<sup>1.</sup> Some products are clamped to a diode when  $V_{IN}$  is larger than  $V_{CCIO.}$ 

## Typical Building Block Function Performance<sup>1, 2</sup>

## **Pin-to-Pin Performance (LVCMOS25)**

Function	Timing	Units
Basic Functions	·	
16-bit decoder	16.5	ns
4:1 MUX	18.0	ns
16:1 MUX	19.5	ns

## **Register-to-Register Performance**

<b>G</b>					
Function	Timing	Units			
Basic Functions		•			
16:1 MUX	110	MHz			
16-bit adder	100	MHz			
16-bit counter	100	MHz			
64-bit counter	40	MHz			
Embedded Memory Functions					
256x16 Pseudo-Dual Port RAM	150	MHz			

The above timing numbers are generated using the iCECube2 design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

<sup>2.</sup> Using a  $V_{CC}$  of 1.14 V at Junction Temp 85  $^{\circ}\text{C}.$ 



# iCE40LM External Switching Characteristics

## **Over Recommended Commercial Operating Conditions**

Parameter	Description	Device			Units
Clocks		1	II.	I.	•
Global Clocks					
f <sub>MAX_GBUF</sub>	Frequency for Global Buffer Clock network	All devices		185	MHz
t <sub>W_GBUF</sub>	Clock Pulse Width for Global Buffer	All devices	2	_	ns
t <sub>SKEW_GBUF</sub>	Global Buffer Clock Skew Within a Device	All devices	_	650	ps
Pin-LUT-Pin Prop	agation Delay				
t <sub>PD</sub>	Best case propagation delay through one LUT logic	All devices	_	9.1	ns
General I/O Pin P	arameters (Using Global Buffer Clock withou	ıt PLL)1	II.	I.	•
t <sub>SKEW_IO</sub>	Data bus skew across a bank of IOs	All devices	_	450	ps
t <sub>CO</sub>	Clock to Output - PIO Output Register	All devices	_	11.5	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	All devices	-0.23	_	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	All devices	5.55	_	ns
1. 25-pin WLCSP pa	ackage does not support PLL.	•	•		



# SPI Master Configuration Time<sup>1</sup>

Symbol	Parameter	Conditions	Max.	Units
		All devices - Low Frequency (Default)	95	ms
t <sub>CONFIG</sub>	POR/CRESET_B to Device I/O Active	All devices - Medium frequency	35	ms
		All devices - High frequency	18	ms

<sup>1.</sup> Assumes sysMEM Block is initialized to an all zero pattern if they are used.

## sysCONFIG Port Timing Specifications

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
All Configurat	tion Modes			ľ		<b>u</b>
t <sub>CRESET_B</sub>	Minimum CRESET_B LOW pulse width required to restart configuration, from falling edge to rising edge		200	_	_	ns
t <sub>DONE_IO</sub>	Number of configuration clock cycles after CDONE goes HIGH before the PIO pins are activated		49	_	_	Cycles
Slave SPI						
tcr_sck	Minimum time from a rising edge on CRESET_B until the first SPI WRITE operation, first SPI_XCK clock. During this time, the iCE40LM device is clearing its internal configuration memory		1200	_	_	μѕ
f	CCLK clock frequency	Write	1	_	25	MHz
f <sub>MAX</sub>	COLK Clock frequency	Read <sup>1</sup>	_	15	_	MHz
t <sub>CCLKH</sub>	CCLK clock pulsewidth HIGH		20	_	_	ns
t <sub>CCLKL</sub>	CCLK clock pulsewidth LOW		20	_	_	ns
t <sub>STSU</sub>	CCLK setup time		12	_	_	ns
t <sub>STH</sub>	CCLK hold time		12	_	_	ns
t <sub>STCO</sub>	CCLK falling edge to valid output		13	_	_	ns
Master SPI						
<sup>f</sup> MCLK	110116	Low Frequency (Default)	6.5		13	MHz
	MCLK clock frequency	Medium Frequency	19.5		38	MHz
		High Frequency	33		66	MHz
t <sub>MCLK</sub>	CRESET_B HIGH to first MCLK edge		1200	_	_	μs

<sup>1.</sup> Supported with 1.2 V Vcc and at 25 °C.



## **Switching Test Conditions**

Figure 3-1 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-1.

Figure 3-1. Output Test Load, LVCMOS Standards




Table 3-1. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R <sub>1</sub>	CL	Timing Reference	V <sub>T</sub>
			LVCMOS 3.3 = 1.5 V	_
LVCMOS settings (L -> H, H -> L)	$\infty$	0 pF	LVCMOS 2.5 = V <sub>CCIO</sub> /2	_
			LVCMOS 1.8 = V <sub>CCIO</sub> /2	_
LVCMOS 3.3 (Z -> H)			1.5	V <sub>OL</sub>
LVCMOS 3.3 (Z -> L)			1.5	V <sub>OH</sub>
Other LVCMOS (Z -> H)	188	0 pF	V <sub>CCIO</sub> /2	V <sub>OL</sub>
Other LVCMOS (Z -> L)	100	Орі	V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVCMOS (H -> Z)			V <sub>OH</sub> - 0.15	V <sub>OL</sub>
LVCMOS (L -> Z)			V <sub>OL</sub> - 0.15	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.




# iCE40LM Family Data Sheet Pinout Information

March 2016 Data Sheet DS1045

# **Signal Descriptions**

Signal Name		Function	I/O	Description
Power Supplies		1		
V <sub>CC</sub>		Power	_	Core Power Supply
V <sub>CCIO_0</sub> , V <sub>CCIO_2</sub>		Power	<del></del>	Power for I/Os in Bank 0 and 2.
V <sub>CC_SPI</sub>		Power	_	Power supply for SPI1 ports. For 25-pin WLCSP and 36-pin ucBGA packages, this signal is connected to $V_{\rm CCIO_2}$ .
V <sub>CCPLL</sub>		Power	_	Power supply for PLL. For 25-pin WLCSP, this is connected internally to $V_{CC}$ .
GND/GNDPLL		GROUND	_	Ground
Configuration				
CRESETB		Configuration	I	Configuration Reset, active LOW. No internal pull-up resistor. Either actively driven externally or connect an 10 kOhm pull-up to $V_{\rm CCIO\_2}$ .
CDONE		Configuration	I/O	Configuration Done. Includes a weak pull-up resistor to V <sub>CCIO_2</sub> .
Config SPI				
Primary	Secondary			
PIOB_xx[HD]	SPI_SCK	Configuration	I/O	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs the clock to external SPI memory. In Slave SPI mode, this pin inputs the clock from external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function [HD]=High Drive I/O.
PIOB_xx[HD]	SPI_SDO	Configuration	Output	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs the command data to external SPI memory. In Slave SPI mode, this pin connects to the MISO pin of the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function [HD]=High Drive I/O.
PIOB_xx[HD]	SPI_SI	Configuration	Input	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin receives data from external SPI memory. In Slave SPI mode, this pin connects to the MOSI pin of the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function [HD]=High Drive I/O.





Signal	Name	Function	I/O	Description
PIOB_xx[HD]	SPI_SS_B	Configuration	I/O	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs to the external SPI memory. In Slave SPI mode, this pin inputs from the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function [HD]=High Drive I/O.
Global Signals				
Primary	Secondary			
PIOT_xx	G0	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/reset net. The G0 pin drives the GBUF0 global buffer.
PIOT_xx	G1	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/reset net. The G1 pin drives the GBUF1 global buffer.
PIOT_xx	G3	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/reset net. The G3 pin drives the GBUF3 global buffer.
PIOT_xx	G4	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/reset net. The G4 pin drives the GBUF4 global buffer.
PIOT_xx	G5	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/reset net. The G5 pin drives the GBUF5 global buffer.
PIOB_xx	G6	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/reset net. The G6 pin drives the GBUF6 global buffer.
LED Signals	ı	I		,
PIOT_xx		General I/O	I/O	In user mode, with user's choice, this pin can be programmed as I/O in user function in the top $(xx = I/O   location)$ .
PIOB_xx		General I/O	I/O	In user mode, with user's choice, this pin can be programmed as I/O in user function in the bottom (xx = I/O location) [HD]=High Drive I/O.



# **Pin Information Summary**

Pin Type		iCE40LM-1K			iCE40LM-2K			iCE40LM-4K		
		SWG25	CM36	CM49	SWG25	CM36	CM49	SWG25	CM36	CM49
General Purpose I/O Per Bank	Bank 0	7	15	20	7	15	20	7	15	20
	Bank 2 <sup>1</sup>	11	13	17	11	13	17	11	13	17
Total General Purpose I/Os	•	18	28	37	18	28	37	18	28	37
Vcc		1	1	2	1	1	2	1	1	2
Vccio	Bank 0	1	1	1	1	1	1	1	1	1
	Bank 2	1	1	1	1	1	1	1	1	1
V <sub>CC_SPI</sub>		0	0	1	0	0	1	0	0	1
V <sub>CCPLL</sub>		0	1	1	0	1	1	0	1	1
Miscellaneous Dedicated Pins		2	2	2	2	2	2	2	2	2
GND		2	2	4	2	2	4	2	2	4
NC		0	0	0	0	0	0	0	0	0
Reserved		0	0	0	0	0	0	0	0	0
Total Balls		25	36	49	25	36	49	25	36	49
SPI Interfaces	Bank 0	0	0	0	0	0	0	0	0	0
	Bank 2	1	1	1	2	2	2	2	2	2
I <sup>2</sup> C Interfaces	Bank 0	1	1	1	2	2	2	2	2	2
	Bank 2	0	0	0	0	0	0	0	0	0


<sup>1.</sup> Including General Purpose I/Os powered by V<sub>CC\_SPI</sub> and V<sub>CCPLL</sub>.



# iCE40LM Family Data Sheet Ordering Information

March 2014 Data Sheet DS1045

## iCE40LM Part Number Description



## **Ordering Part Numbers**

Part Number	LUTs	Supply Voltage	Package	Leads	Temp.
iCE40LM1K-SWG25TR	1100	1.2 V	Halogen-Free caBGA	25	IND
iCE40LM1K-SWG25TR1K	1100	1.2 V	Halogen-Free caBGA	25	IND
iCE40LM1K-CM36TR	1100	1.2 V	Halogen-Free ucBGA	36	IND
iCE40LM1K-CM36TR1K	1100	1.2 V	Halogen-Free ucBGA	36	IND
iCE40LM1K-CM49TR	1100	1.2 V	Halogen-Free ucBGA	49	IND
iCE40LM1K-CM49TR1K	1100	1.2 V	Halogen-Free ucBGA	49	IND
iCE40LM2K-SWG25TR	2048	1.2 V	Halogen-Free caBGA	25	IND
iCE40LM2K-SWG25TR1K	2048	1.2 V	Halogen-Free caBGA	25	IND
iCE40LM2K-CM36TR	2048	1.2 V	Halogen-Free ucBGA	36	IND
iCE40LM2K-CM36TR1K	2048	1.2 V	Halogen-Free ucBGA	36	IND
iCE40LM2K-CM49TR	2048	1.2 V	Halogen-Free ucBGA	49	IND
iCE40LM2K-CM49TR1K	2048	1.2 V	Halogen-Free ucBGA	49	IND
iCE40LM4K-SWG25TR	3520	1.2 V	Halogen-Free caBGA	25	IND
iCE40LM4K-SWG25TR1K	3520	1.2 V	Halogen-Free caBGA	25	IND
iCE40LM4K-CM36TR	3520	1.2 V	Halogen-Free ucBGA	36	IND
iCE40LM4K-CM36TR1K	3520	1.2 V	Halogen-Free ucBGA	36	IND
iCE40LM4K-CM49TR	3520	1.2 V	Halogen-Free ucBGA	49	IND
iCE40LM4K-CM49TR1K	3520	1.2 V	Halogen-Free ucBGA	49	IND



# iCE40LM Family Data Sheet Supplemental Information

January 2014 Data Sheet DS1045

## For Further Information

A variety of technical notes for the iCE40 family are available on the Lattice web site.

- TN1248, iCE40 Programming and Configuration
- TN1274, iCE40 I2C and SPI Hardened IP Usage Guide
- TN1275, iCE40LM On-Chip Strobe Generator Usage Guide
- TN1276, Advanced iCE40 I2C and SPI Hardened IP Usage Guide
- TN1250, Memory Usage Guide for iCE40 Devices
- TN1251, iCE40 sysCLOCK PLL Design and Usage Guide
- iCE40LM Pinout Files
- iCE40LM Pin Migration Files
- Thermal Management document
- Lattice design tools
- Schematic Symbols