Ettice Semiconductor Corporation - ICE40LM4K-SWG25TR1K Datasheet



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	440
Number of Logic Elements/Cells	3520
Total RAM Bits	81920
Number of I/O	18
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	25-XFBGA, WLCSP
Supplier Device Package	25-WLCSP (1.7x1.7)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40lm4k-swg25tr1k

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 1-1. iCE40LM Family Selection Guide

Part Number	iCE40LM1K	iCE40LM2K	iCE40LM4K
Logic Cells (LUT + Flip-Flop)	1100	2048	3520
RAM4K Memory Blocks	16	20	20
RAM4K RAM Bits	64K	80K	80K
Package	Programmable I/O Count		
25-pin WLCSP, 1.71 mm x 1.71 mm, 0.35 mm	18	18	18
36-pin ucBGA, 2.5 mm x 2.5 mm, 0.40 mm	28	28	28
49-pin ucBGA, 3 mm x 3 mm, 0.40 mm	37	37	37

Introduction

The iCE40LM family of ultra-low power FPGAs has three devices with densities ranging from 1100 to 3520 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic, these devices also feature Embedded Block RAM (EBR), two Strobe Generators (LPSG, HSSG), two hardened I²C Controllers and two hardened SPI Controllers. These features allow the devices to be used in low-cost, high-volume consumer and mobile applications.

The iCE40LM devices are fabricated on a 40nm CMOS low power process. The device architecture has several features such as user configurable I²C and SPI Controllers, either as master or slave, and two Strobe Generators.

The iCE40LM FPGAs are available in very small form factor packages, with the smallest in 25-pin WLCSP. The 25-pin WLCSP package has a 0.35 mm ball pitch, resulting to an overall package size of 1.71 mm x 1.71 mm that easily fits into a lot of mobile applications. Table 1-1 shows the LUT densities, package and I/O pin count.

The iCE40LM devices offer enhanced I/O features such as pull-up resistors. Pull-up features are controllable on a "per-pin" basis.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the iCE40LM family of devices. Popular logic synthesis tools provide synthesis library support for iCE40LM. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the iCE40LM device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides many pre-engineered IP (Intellectual Property) modules, including a number of reference designs, licensed free of charge, optimized for the iCE40LM FPGA family. Lattice also can provide fully verified bit-stream for some of the widely used target functions in mobile device applications, such as ultra-low power sensor management, gesture recognition, IR remote, barcode emulator functions. Users can use these functions as offered by Lattice, or they can use the design to create their own unique required functions. For more information regarding Lattice's Reference Designs or fully-verified bitstreams, please contact your local Lattice representative.




iCE40LM Family Data Sheet Architecture

March 2016 Data Sheet DS1045

Architecture Overview

The iCE40LM family architecture contains an array of Programmable Logic Blocks (PLB), two Strobe Generators, two user configurable I²C controllers, two user configurable SPI controllers, and blocks of sysMEM[™] Embedded Block RAM (EBR) surrounded by Programmable I/O (PIO). Figure 2-1shows the block diagram of the iCE40LM-4K device.

Figure 2-1. iCE40LM-4K Device, Top View



The logic blocks, Programmable Logic Blocks (PLB) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each column has either logic blocks or EBR blocks. The PIO cells are located at the top and bottom of the device, arranged in banks. The PLB contains the building blocks for logic, arithmetic, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the iCE40LM family, There are two sysIO banks, one on top and one on bottom. User can connect both V_{CCIOS} together, if all the I/Os are using the same voltage standard. Refer to the details in later sections of this document. The sysMEM EBRs are large 4 kbit, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO with user logic using PLBs.

Every device in the family has two user SPI ports, one of these (right side) SPI port also supports programming and configuration of the device. The iCE40LM also includes two user I²C ports, and two Strobe Generators.


© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



PLB Blocks

The core of the iCE40LM device consists of Programmable Logic Blocks (PLB) which can be programmed to perform logic and arithmetic functions. Each PLB consists of eight interconnected Logic Cells (LC) as shown in Figure 2-2. Each LC contains one LUT and one register.

Figure 2-2. PLB Block Diagram



Logic Cells

Each Logic Cell includes three primary logic elements shown in Figure 2-2.

- A four-input Look-Up Table (LUT) builds any combinational logic function, of any complexity, requiring up to four inputs. Similarly, the LUT element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUTs to create wider logic functions.
- A 'D'-style Flip-Flop (DFF), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- Carry Logic boosts the logic efficiency and performance of arithmetic functions, including adders, subtracters, comparators, binary counters and some wide, cascaded logic functions.

Table 2-1. Logic Cell Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	10, 11, 12, 13	Inputs to LUT
Input	Control signal	Enable	Clock enable shared by all LCs in the PLB
Input	Control signal	Set/Reset ¹	Asynchronous or synchronous local set/reset shared by all LCs in the PLB.
Input	Control signal	Clock	Clock one of the eight Global Buffers, or from the general-purpose interconnects fabric shared by all LCs in the PLB
Input	Inter-PLB signal	FCIN	Fast carry in
Output	Data signals	0	LUT or registered output
Output	Inter-PFU signal	FCOUT	Fast carry out

^{1.} If Set/Reset is not used, then the flip-flop is never set/reset, except when cleared immediately after configuration.



Routing

There are many resources provided in the iCE40LM devices to route signals individually with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PLB connections are made with three different types of routing resources: Adjacent (spans two PLBs), x4 (spans five PLBs) and x12 (spans thirteen PLBs). The Adjacent, x4 and x12 connections provide fast and efficient connections in the diagonal, horizontal and vertical directions.

The design tool takes the output of the synthesis tool and places and routes the design.

Clock/Control Distribution Network

Each iCE40LM device has six global inputs, two pins on the top bank and four pins on the bottom bank

These global inputs can be used as high fanout nets, clock, reset or enable signals. The dedicated global pins are identified as Gxx and the global buffers are identified as GBUF[7:0]. These six inputs may be used as general purpose I/O if they are not used to drive the clock nets.

Table 2-2 lists the connections between a specific global buffer and the inputs on a PLB. All global buffers optionally connect to the PLB CLK input. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Set/Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input. GBUF[7:6, 3:0] can connect directly to G[7:6, 3:0] pins respectively. GBUF4 and GBUF5 can connect to the two on-chip Strobe Generators (GBUF4 connects to LPSG, GBUF5 connects to HSSG).

Table 2-2. Global Buffer (GBUF) Connections to Programmable Logic Blocks

Global Buffer	LUT Inputs	Clock	Clock Enable	Reset
GBUF0		Yes	Yes	
GBUF1	1	Yes		Yes
GBUF2	1	Yes	Yes	
GBUF3	Yes, any 4 of 8	Yes		Yes
GBUF4	GBUF Inputs	Yes	Yes	
GBUF5	1	Yes		Yes
GBUF6		Yes	Yes	
GBUF7	1	Yes		Yes

The maximum frequency for the global buffers are shown in the iCE40LM External Switching Characteristics tables later in this document.

Global Hi-Z Control

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE40LM device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user I/O pins into their high-impedance state.

Global Reset Control

The global reset control signal connects to all PLB and PIO flip-flops on the iCE40LM device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application.



sysCLOCK Phase Locked Loops (PLLs) - NOT SUPPORTED on the 25-Pin WLCSP

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The iCE40LM devices have one sys-CLOCK PLL (Please note that the 25-pin WLCSP package does not support the PLL). REFERENCECLK is the reference frequency input to the PLL and its source can come from an external I/O pin, the internal strobe generator or from internal routing. EXTFEEDBACK is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLLOUT output has an output divider, thus allowing the PLL to generate different frequencies for each output. The output divider can have a value from 1 to 64 (in increments of 2X). The PLLOUT outputs can all be used to drive the iCE40 global clock network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-3.

The timing of the device registers can be optimized by programming a phase shift into the PLLOUT output clock which will advance or delay the output clock with reference to the REFERENCECLK clock. This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the tLOCK parameter has been satisfied.

The iCE40LM PLL functions the same as the PLLs in the iCE40 family. For more details on the PLL, see TN1251, iCE40 sysCLOCK PLL Design and Usage Guide.

Figure 2-3. PLL Diagram




Table 2-3 provides signal descriptions of the PLL block.



RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Memory Cascading

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

RAM4k Block

Figure 2-4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.

Figure 2-4. sysMEM Memory Primitives




Table 2-5. EBR Signal Descriptions

Signal Name	Direction	Description
WDATA[15:0]	Input	Write Data input.
MASK[15:0]	Input	Masks write operations for individual data bit-lines. 0 = write bit; 1 = don't write bit
WADDR[7:0]	Input	Write Address input. Selects one of 256 possible RAM locations.
WE	Input	Write Enable input.
WCLKE	Input	Write Clock Enable input.
WCLK	Input	Write Clock input. Default rising-edge, but with falling-edge option.
RDATA[15:0]	Output	Read Data output.
RADDR[7:0]	Input	Read Address input. Selects one of 256 possible RAM locations.
RE	Input	Read Enable input.
RCLKE	Input	Read Clock Enable input.
RCLK	Input	Read Clock input. Default rising-edge, but with falling-edge option.

The iCE40LM EBR block functions the same as EBR blocks in the iCE40 family. For further information on the sys-MEM EBR block, please refer to TN1250, Memory Usage Guide for iCE40 Devices.




sysIO Buffer Banks

iCE40LM devices have up to two I/O banks with independent V_{CCIO} rails. Configuration bank V_{CC_SPI} for the SPI I/Os is connected to V_{CCIO2} on the 25-pin WLCSP package.

Programmable I/O (PIO)

The programmable logic associated with an I/O is called a PIO. The individual PIOs are connected to their respective sysIO buffers and pads. The PIOs are placed on the top and bottom of the devices.

Figure 2-5. I/O Bank and Programmable I/O Cell



The PIO contains three blocks: an input register block, output register block iCEGate[™] and tri-state register block. To save power, the optional iCEGate[™] latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Note that the freeze signal is common to the bank. These blocks can operate in a variety of modes along with the necessary clock and selection logic.

Input Register Block

The input register blocks for the PIOs on all edges contain registers that can be used to condition high-speed interface signals before they are passed to the device core.

Output Register Block

The output register block can optionally register signals from the core of the device before they are passed to the syslO buffers.

Figure 2-6 shows the input/output register block for the PIOs.



Figure 2-6. iCE I/O Register Block Diagram




Table 2-6. PIO Signal List

Pin Name	I/O Type	Description
OUTPUT_CLK	Input	Output register clock
CLOCK_ENABLE	Input	Clock enable
INPUT_CLK	Input	Input register clock
OUTPUT_ENABLE	Input	Output enable
D_OUT_0/1	Input	Data from the core
D_IN_0/1	Output	Data to the core
LATCH_INPUT_VALUE	Input	Latches/holds the Input Value

sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems with LVCMOS interfaces.



Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when V_{CC} , V_{CCIO_0} , V_{CCIO_2} and V_{CC_SPI} (V_{CC_SPI} is connected to V_{CCIO_2} on the 25-pin WLCSP and 36-pin ucBGA packages) reach the level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics section of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. You must ensure that all V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a device prior to configuration is tri-stated with a weak pull-up to V_{CCIO} . The I/O pins maintain the pre-configuration state until V_{CC} and V_{CCIO_2} reach the defined levels. The I/Os take on the software user-configured settings only after V_{CC_SPI} reaches the level and the device performs a proper download/configuration. Unused I/Os are automatically blocked and the pull-up termination is disabled.

Supported Standards

The iCE40LM sysIO buffer supports all single-ended input and output standards. The buffer supports the LVCMOS 1.8, 2.5, and 3.3 V standards. The buffer has individually configurable options for bus maintenance (weak pull-up or none).

Table 2-7 and Table 2-8 show the I/O standards (together with their supply and reference voltages) supported by the iCE40LM devices.

Table 2-7. Supported Input Standards

Input Standard	V _{CCIO} (Typical)			
input Standard	3.3 V	2.5 V	1.8 V	
Single-Ended Interfaces	•	•		
LVCMOS33	Yes			
LVCMOS25		Yes		
LVCMOS18			Yes	

Table 2-8. Supported Output Standards

Output Standard	V _{CCIO} (Typical)
Single-Ended Interfaces	
LVCMOS33	3.3
LVCMOS25	2.5
LVCMOS18	1.8

On-Chip Strobe Generators

The iCE40LM devices feature two different Strobe Generators. One is tailored for low-power operation (Low Power Strobe Generator – LPSG), and generates periodic strobes in the Microsecond (µs) ranges. The other is tailored for high speed operation (High Speed Strobe Generator – HSSG), and generates periodic strobes in the Nanosecond (ns) ranges. Add a paragraph:

The Strobe Generators (HSSG and LPSG) provide fixed periodic strobes, and these strobes can be used as a clock source. When used as a clock source, the HSSG can provide strobe frequency in the range of 5 MHz - 20 MHz. The LPSG can provide strobe frequency in the range of 4 kHz - 20 kHz.

For further information on how to use the LPSG and HSSG, please refer to TN1275, iCE40LM On-Chip Strobe Generator Usage Guide.



iCE40LM Configuration

This section describes the programming and configuration of the iCE40LM family.

Device Configuration

There are various ways to configure the Configuration RAM (CRAM) including:

- From a SPI Flash (Master SPI mode)
- System microprocessor to drive a Serial Slave SPI port (SSPI mode)

For more details on configuring the iCE40LM, please see TN1248, iCE40 Programming and Configuration.

Power Saving Options

The iCE40LM devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. Table 2-9 describes the function of these features.

Table 2-9. iCE40LM Power Saving Features Description

Device Subsystem	Feature Description		
IPLI	When LATCHINPUTVALUE is enabled, forces the PLL into low-power mode; PLL output held static at last input clock value.		
iCEGate	To save power, the optional iCEGate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control.		



Power-On-Reset Voltage Levels¹

Symbol	Parameter		Min.	Max.	Units
V	Power-On-Reset ramp-up trip point (circuit monitoring	V _{CC}	0.67	0.99	V
VPORUP	V_{CC} , V_{CCIO_2} and V_{CC_SPI})	V _{CCIO_2} , V _{CC_SPI}	0.70	1.59	V
	1 1 1	V _{CC}	-	0.66	V
VPORDN	ing V _{CC} , V _{CCIO_2} and V _{CC_SPI})	$V_{\text{CCIO}_2}, V_{\text{CC_SPII}}$		1.59	V

These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

Power Up Sequence

For all iCE40LM devices, it is required to have the V_{CC}/V_{CCPLL} power supply powered up before all other power supplies. The V_{CC}/V_{CCPLL} has to be higher than 0.5 V before other supplies are powered from GND.

In addition, for all iCE40LM devices, it is required that V_{CCSPI} not be the last power supply to ramp up. The V_{CCSPI} has to be higher than 0.5 V before the last supply is ramped.

In the required power up sequence, V_{CC}/V_{CCPLL} should be ramped first. Following V_{CC}/V_{CCPLL} , V_{CCSPI} should be ramped next, followed by the remaining supplies. On the 25-pin WLCSP, V_{CCPLL} is connected to V_{CC} , and is powered up together with V_{CC} . On the 25-pin WLCSP and 36-pin caBGA, V_{CCIO_2} is connected to V_{CC_2PI} , and should be powered up right after V_{CC}/V_{CCPLL} with V_{CCSPI} . Due to this connection, V_{CCIO_2} cannot connect to V_{CCIO_2} even if they are at the same supply voltage. The sequence is defined below:

- For 49-pin caBGA: V_{CC}, V_{CCPLL}, V_{CC SPI}, V_{CCIO 0} and V_{CCIO 2}; Order of V_{CCIO 0} and V_{CCIO 2} is not important.
- For 36-pin caBGA: V_{CC}, V_{CCPLL}, V_{CC SPI}/V_{CCIO 2}, V_{CCIO 0}
- For 25-pin WLCSP: V_{CC}/V_{CCPLL} , V_{CC_SPI}/V_{CCIO_2} , V_{CCIO_0}

There is no power down sequence required. However, when partial power supplies are powered down, it is required that the above sequence is followed when these supplies are powered up again.

ESD Performance

Please contact Lattice Semiconductor for additional information.

DC Electrical Characteristics

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I _{IL,} I _{IH} 1, 3, 4		$0V < V_{IN} < V_{CCIO} + 0.2 V$	_	_	+/-10	μΑ
C ₁	I/O Capacitance ²	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	6	_	pf
C ₂	Global Input Buffer Capacitance ²	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	6	_	pf
V_{HYST}	Input Hysteresis	V _{CCIO} = 1.8 V, 2.5 V, 3.3 V	_	200	_	mV
	latera al DIO Dellera	$V_{CCIO} = 1.8 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-3	_	-31	μΑ
I_{PU}	Internal PIO Pull-up Current	$V_{CCIO} = 2.5 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-8	_	-72	μΑ
		$V_{CCIO} = 3.3 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-11	_	-128	μΑ

^{1.} Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Internal pull-up resistors are disabled.

^{2.} T_J 25 °C, f = 1.0 MHz.

^{3.} Please refer to V_{IL} and V_{IH} in the sysIO Single-Ended DC Electrical Characteristics table of this document.

^{4.} Some products are clamped to a diode when V_{IN} is larger than V_{CCIO}.



Supply Current 1, 2, 3, 4

Symbol	Parameter	Typ. VCC⁴	Units
I _{CCSTDBY}	Core Power Supply Static Current	100	uA
I _{CCPLLSTDBY}	PLL Power Supply Static Current	11	uA
I _{CCIOSTDBY} , I _{CC_SPISTDBY}	V _{CCIO} , V _{CC_SPI} Power Supply Static Current	2.5	uA
I _{CCPEAK}	Core Power Supply Startup Peak Current	11.2	mA
I _{CCPLLPEAK}	PLL Power Supply Startup Peak Current	2.8	mA
I _{CCIOPEAK} , I _{CC_SPIPEAK}	V _{CCIO} , V _{CC_SPI} Power Supply Startup Peak Current	21.4	mA

Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V_{CCIO} or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

- 2. Frequency = 0 MHz.
- 3. TJ = 25 °C, power supplies at nominal voltage.
- 4. Does not include pull-up.
- 5. For 25-pin WLCSP, V_{CCPLL} is tied internally on the package, and V_{CC_SPI} is also connected to V_{CCIO_2} on the package.

User I²C Specifications

Parameter		spec (STD Mode)			spec (FAST Mode)			
Symbol	Parameter Description	Min	Тур	Max	Min	Тур	Max	Units
f _{SCL}	Maximum SCL clock frequency	_	_	100	_	_	400	kHz
t _{HI}	SCL clock HIGH Time	4	_		0.6		_	μs
t _{LO}	SCL clock LOW Time	4.7	_	_	1.3	_	_	μs
t _{SU,DAT}	Setup time (DATA)	250	_		100		_	ns
t _{HD,DAT}	Hold time (DATA)	0	_	_	0	_	_	ns
t _{SU,STA}	Setup time (START condition)	4.7	_	_	0.6	_	_	μs
t _{HD,STA}	Hold time (START condition)	4	_	_	0.6	_	_	μs
t _{SU,STO}	Setup time (STOP condition)	4	_	_	0.6	_	_	μs
t _{BUF}	Bus free time between STOP and START	4.7	_	_	1.3	_	_	μs
t _{CO,DAT}	SCL LOW to DATAOUT valid	_	_	3.4	_	_	0.9	μs

User SPI Specifications

Parameter Symbol			Тур	Max	Units
f _{MAX}	Maximum SCK clock frequency	_	_	45	MHz
t _{HI}	HIGH period of SCK clock	9	_	_	ns
t _{LO}	LOW period of SCK clock	9	_	_	ns
t _{SUmaster}	Setup time (master mode)	2	_	_	ns
t _{HOLDmaster}	Hold time (master mode)	5	_	_	ns
t _{SUslave}	Setup time (slave mode)	2	_	_	ns
t _{HOLDslave}	Hold time (slave mode)	5	_	_	ns
t _{SCK2OUT}	SCK to out (slave mode)	_	_	13.5	ns



sysIO Recommended Operating Conditions

		V _{CCIO} (V)							
Standard	Min.	Тур.	Max.						
LVCMOS 3.3	3.14	3.3	3.46						
LVCMOS 2.5	2.37	2.5	2.62						
LVCMOS 1.8	1.71	1.8	1.89						

sysIO Single-Ended DC Electrical Characteristics

Input/	V	İL	V _{IH} ¹		V _{OL} Max.	\/ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1 84	
Output Standard	Min. (V)	Max. (V)	Min. (V)	(V) Max. (V)		V _{OH} Min. (V)	I _{OL} Max. (mA)	I _{OH} Max. (mA)
LVCMOS 3.3	-0.3	0.8	2.0	2.0 V _{CCIO} + 0.2V —		V _{CCIO} - 0.4	8	-8
EV CIVICO 3.5	0.5	0.0	2.0			V _{CCIO} - 0.2	0.1	-0.1
LVCMOS 2.5	-0.3	0.7	1.7	V _{CCIO} + 0.2V	0.4	V _{CCIO} - 0.4	6	-6
LV CIVICO 2.5	-0.3	0.0 0.7 1.7 VCCIO + 0.2 V		0.2	V _{CCIO} - 0.2	0.1	-0.1	
LVCMOS 1.8	-0.3	0.35V _{CCIO}	0.65V2010	Vacua ± 0.2V	0.4	V _{CCIO} - 0.4	4	-4
EVOIVIOU 1.0	0.5	0.55 4 CCIO	0.03 A CCIO	$0.65V_{CCIO}$ $V_{CCIO} + 0.2V$		V _{CCIO} - 0.2	0.1	-0.1

^{1.} Some products are clamped to a diode when V_{IN} is larger than $V_{CCIO.}$

Typical Building Block Function Performance^{1, 2}

Pin-to-Pin Performance (LVCMOS25)

Function	Timing	Units
Basic Functions	·	
16-bit decoder	16.5	ns
4:1 MUX	18.0	ns
16:1 MUX	19.5	ns

Register-to-Register Performance

G		
Function	Timing	Units
Basic Functions		•
16:1 MUX	110	MHz
16-bit adder	100	MHz
16-bit counter	100	MHz
64-bit counter	40	MHz
Embedded Memory Functions	•	
256x16 Pseudo-Dual Port RAM	150	MHz

The above timing numbers are generated using the iCECube2 design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

^{2.} Using a V_{CC} of 1.14 V at Junction Temp 85 $^{\circ}\text{C}.$



iCE40LM External Switching Characteristics

Over Recommended Commercial Operating Conditions

Parameter	Description	Device			Units
Clocks		1	II.	I.	•
Global Clocks					
f _{MAX_GBUF}	Frequency for Global Buffer Clock network	All devices		185	MHz
t _{W_GBUF}	Clock Pulse Width for Global Buffer	All devices	2	_	ns
t _{SKEW_GBUF}	Global Buffer Clock Skew Within a Device	All devices	_	650	ps
Pin-LUT-Pin Prop	agation Delay				
t _{PD}	Best case propagation delay through one LUT logic	All devices	_	9.1	ns
General I/O Pin P	arameters (Using Global Buffer Clock withou	ıt PLL)1	II.	I.	•
t _{SKEW_IO}	Data bus skew across a bank of IOs	All devices	_	450	ps
t _{CO}	Clock to Output - PIO Output Register	All devices	_	11.5	ns
t _{SU}	Clock to Data Setup - PIO Input Register	All devices	-0.23	_	ns
t _H	Clock to Data Hold - PIO Input Register	All devices	5.55	_	ns
1. 25-pin WLCSP pa	ackage does not support PLL.	•	•		



sysCLOCK PLL Timing - Preliminary

Over Recommended Operating Conditions

Parameter	Descriptions	Conditions	Min.	Max.	Units
f _{IN}	Input Clock Frequency (REFERENCECLK, EXTFEEDBACK)		10	133	MHz
f _{OUT}	Output Clock Frequency (PLLOUT)		16	275	MHz
f_{VCO}	PLL VCO Frequency		533	1066	MHz
f _{PFD}	Phase Detector Input Frequency		10	133	MHz
AC Characterist	tics	-	•		
t _{DT}	Output Clock Duty Cycle		40	60	%
t _{PH}	Output Phase Accuracy		_	+/-12	deg
	Output Clask Paried litter	f _{OUT} <= 100 MHz	_	450	ps p-p
	Output Clock Period Jitter	f _{OUT} > 100 MHz	_	0.5	UIPP
. 156	0 + +0++0 + + + + + + + + + + + + + + +	f _{OUT} <= 100 MHz	_	750	ps p-p
t _{OPJIT} 1, 5, 6	Output Clock Cycle-to-cycle Jitter	f _{OUT} > 100 MHz	_	0.10	UIPP
	Outside Olaska Phanasa Pittaria	f _{PFD} <= 25 MHz	_	275	ps p-p
	Output Clock Phase Jitter	f _{PFD} > 25 MHz	_	0.05	UIPP
t _W	Output Clock Pulse Width	At 90% or 10%	1.33	_	ns
t _{LOCK} ^{2, 3}	PLL Lock-in Time		_	50	us
t _{UNLOCK}	PLL Unlock Time		_	50	ns
. 4	land Olada Bariad IIIIan	f _{PFD} ≥ 20 MHz	_	1000	ps p-p
t _{IPJIT} 4	Input Clock Period Jitter	f _{PFD} < 20 MHz	_	0.02	UIPP
t _{FDTAP}	Fine Delay adjustment, per Tap		98	226	ps
t _{STABLE} ³	LATCHINPUTVALUE LOW to PLL Stable		_	500	ns
t _{STABLE_PW} 3	LATCHINPUTVALUE Pulse Width		100		ns
t _{RST}	RESET Pulse Width		10	_	ns
t _{RSTREC}	RESET Recovery Time		10	_	us
t _{DYNAMIC_WD}	DYNAMICDELAY Pulse Width		100	_	VCO Cycles

^{1.} Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

^{2.} Output clock is valid after $t_{\mbox{\scriptsize LOCK}}$ for PLL reset and dynamic delay adjustment.

^{3.} At minimum f_{PFD}. As the f_{PFD} increases the time will decrease to approximately 60% the value listed.

^{4.} Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.

^{5.} The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.

^{6.} PLL jitter and lock time measurements are based on an external clean clock source. With different clock source, these values maybe different



SPI Master Configuration Time¹

Symbol	Parameter	Conditions	Max.	Units
		All devices - Low Frequency (Default)	95	ms
t _{CONFIG}	POR/CRESET_B to Device I/O Active	All devices - Medium frequency	35	ms
		All devices - High frequency	18	ms

^{1.} Assumes sysMEM Block is initialized to an all zero pattern if they are used.

sysCONFIG Port Timing Specifications

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
All Configurat	tion Modes			ľ		u
t _{CRESET_B}	Minimum CRESET_B LOW pulse width required to restart configuration, from falling edge to rising edge		200	_	_	ns
t _{DONE_IO}	Number of configuration clock cycles after CDONE goes HIGH before the PIO pins are activated		49	_	_	Cycles
Slave SPI						
tcr_sck	Minimum time from a rising edge on CRESET_B until the first SPI WRITE operation, first SPI_XCK clock. During this time, the iCE40LM device is clearing its internal configuration memory		1200	_	_	μѕ
f	CCLK clock frequency	Write	1	_	25	MHz
f _{MAX}	COLK Clock frequency	Read ¹	_	15	_	MHz
t _{CCLKH}	CCLK clock pulsewidth HIGH		20	_	_	ns
t _{CCLKL}	CCLK clock pulsewidth LOW		20	_	_	ns
t _{STSU}	CCLK setup time		12	_	_	ns
t _{STH}	CCLK hold time		12	_	_	ns
t _{STCO}	CCLK falling edge to valid output		13	_	_	ns
Master SPI						
	110116	Low Frequency (Default)	6.5		13	MHz
f _{MCLK}	MCLK clock frequency	Medium Frequency	19.5		38	MHz
		High Frequency	33		66	MHz
t _{MCLK}	CRESET_B HIGH to first MCLK edge		1200	_	_	μs

^{1.} Supported with 1.2 V Vcc and at 25 °C.



Switching Test Conditions

Figure 3-1 shows the output test load used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-1.

Figure 3-1. Output Test Load, LVCMOS Standards




Table 3-1. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	CL	Timing Reference	V _T
			LVCMOS 3.3 = 1.5 V	_
LVCMOS settings (L -> H, H -> L)	∞	0 pF	LVCMOS 2.5 = V _{CCIO} /2	_
			LVCMOS 1.8 = V _{CCIO} /2	_
LVCMOS 3.3 (Z -> H)			1.5	V _{OL}
LVCMOS 3.3 (Z -> L)			1.5	V _{OH}
Other LVCMOS (Z -> H)	188	0 pF	V _{CCIO} /2	V _{OL}
Other LVCMOS (Z -> L)	100	Орі	V _{CCIO} /2	V _{OH}
LVCMOS (H -> Z)			V _{OH} - 0.15	V _{OL}
LVCMOS (L -> Z)			V _{OL} - 0.15	V _{OH}

Note: Output test conditions for all other interfaces are determined by the respective standards.



Pin Information Summary

Pin Type		iC	E40LM-1	IK	iC	iCE40LM-2K			iCE40LM-4K		
		SWG25	CM36	CM49	SWG25	CM36	CM49	SWG25	CM36	CM49	
General Purpose I/O Per Bank	Bank 0	7	15	20	7	15	20	7	15	20	
	Bank 2 ¹	11	13	17	11	13	17	11	13	17	
Total General Purpose I/Os	•	18	28	37	18	28	37	18	28	37	
Vcc		1	1	2	1	1	2	1	1	2	
Vccio	Bank 0	1	1	1	1	1	1	1	1	1	
	Bank 2	1	1	1	1	1	1	1	1	1	
V _{CC_SPI}		0	0	1	0	0	1	0	0	1	
V _{CCPLL}		0	1	1	0	1	1	0	1	1	
Miscellaneous Dedicated Pins		2	2	2	2	2	2	2	2	2	
GND		2	2	4	2	2	4	2	2	4	
NC		0	0	0	0	0	0	0	0	0	
Reserved		0	0	0	0	0	0	0	0	0	
Total Balls		25	36	49	25	36	49	25	36	49	
SPI Interfaces	Bank 0	0	0	0	0	0	0	0	0	0	
	Bank 2	1	1	1	2	2	2	2	2	2	
I ² C Interfaces	Bank 0	1	1	1	2	2	2	2	2	2	
	Bank 2	0	0	0	0	0	0	0	0	0	

^{1.} Including General Purpose I/Os powered by V_{CC_SPI} and V_{CCPLL}.



iCE40LM Family Data Sheet Supplemental Information

January 2014 Data Sheet DS1045

For Further Information

A variety of technical notes for the iCE40 family are available on the Lattice web site.

- TN1248, iCE40 Programming and Configuration
- TN1274, iCE40 I2C and SPI Hardened IP Usage Guide
- TN1275, iCE40LM On-Chip Strobe Generator Usage Guide
- TN1276, Advanced iCE40 I2C and SPI Hardened IP Usage Guide
- TN1250, Memory Usage Guide for iCE40 Devices
- TN1251, iCE40 sysCLOCK PLL Design and Usage Guide
- iCE40LM Pinout Files
- iCE40LM Pin Migration Files
- Thermal Management document
- Lattice design tools
- Schematic Symbols



iCE40LM Family Data Sheet Revision History

March 2016 Data Sheet DS1045

Date	Version	Section	Change Summary
March 2016	1.6	Architecture	Updated Typical I/O Behavior During Power-up section. Indicated 36-pin ucBGA in package in description.
		DC and Switching Characteristics	Updated Recommended Operating Conditions1 section. Revised footnote 5.
		Pinout Information	Updated Signal Descriptions section. General update of signal names and descriptions.
March 2015	1.5	DC and Switching Characteristics	Updated sysIO Single-Ended DC Electrical Characteristics section. Changed LVCMOS 3.3 and LVCMOS 2. 5 V _{OH} Min. (V) from 0.5 to 0.4.
August 2014	1.4	DC and Switching Characteristics	Updated the Recommended Operating Conditions section. Added V_{CC} and V_{CCPLL} information to footnote 1.
			Updated Power Up Sequence section. Revised and added information on required power up sequence.
March 2014	1.3	Ordering Information	Updated Ordering Part Numbers section. Changed packages from csBGA to ucBGA.
	01.2	Architecture	Updated Typical I/O Behavior During Power-up section. Added V_{CCIO_0} to the first statement.
			Updated Power On Reset section. Added V _{CCIO_0} to the first statement.
		Ordering Information	Updated iCE40LM Part Number Description section. Added shipping method and packages.
			Added part numbers in Ordering Part Numbers section.
January 2014	01.1	All	Updated document status from Advance.
		Introduction	Updated device features.
		DC and Switching Characteristics	Updated the following tables: — sysCLOCK PLL Timing – Preliminary — Supply Current — sysCONFIG Port Timing Specifications.
		Pinout Information	Updated SPI and Config SPI Ports information in Signal Descriptions table.
October 2013	01.0	All	General updates for product launch.
		Pinout Information	Updated ball map to 25-pin WLCSP.
September 2013	00.2 EAP	All	General updates to all sections.
August 2013	00.1 EAP	All	Initial release.