



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | S08 |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | LVD, POR, PWM, WDT |
| Number of I/O | 18 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 12x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-TSSOP (0.173", 4.40mm Width) |
| Supplier Device Package | 20-TSSOP |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08pa16avtj |

- Input/Output
 - Up to 37 GPIOs including one output-only pin
 - One 8-bit keyboard interrupt module (KBI)
 - Two true open-drain output pins
 - Four, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
 - 44-pin LQFP
 - 32-pin LQFP
 - 20-pin SOIC; 20-pin TSSOP
 - 16-pin TSSOP

Table of Contents

| | |
|---|----|
| 1 Ordering parts..... | 4 |
| 1.1 Determining valid orderable parts..... | 4 |
| 2 Part identification..... | 4 |
| 2.1 Description..... | 4 |
| 2.2 Format..... | 4 |
| 2.3 Fields..... | 4 |
| 2.4 Example..... | 5 |
| 3 Parameter Classification..... | 5 |
| 4 Ratings..... | 6 |
| 4.1 Thermal handling ratings..... | 6 |
| 4.2 Moisture handling ratings..... | 6 |
| 4.3 ESD handling ratings..... | 6 |
| 4.4 Voltage and current operating ratings..... | 6 |
| 5 General..... | 7 |
| 5.1 Nonswitching electrical specifications..... | 7 |
| 5.1.1 DC characteristics..... | 7 |
| 5.1.2 Supply current characteristics..... | 14 |
| 5.1.3 EMC performance..... | 15 |
| 5.2 Switching specifications..... | 16 |
| 5.2.1 Control timing..... | 16 |
| 5.2.2 Debug trace timing specifications..... | 17 |
| 5.2.3 FTM module timing..... | 18 |
| 5.3 Thermal specifications..... | 19 |
| 5.3.1 Thermal characteristics..... | 19 |
| 6 Peripheral operating requirements and behaviors..... | 19 |
| 6.1 External oscillator (XOSC) and ICS characteristics..... | 19 |
| 6.2 NVM specifications..... | 21 |
| 6.3 Analog..... | 22 |
| 6.3.1 ADC characteristics..... | 23 |
| 6.3.2 Analog comparator (ACMP) electricals..... | 25 |
| 6.4 Communication interfaces..... | 26 |
| 6.4.1 SPI switching specifications..... | 26 |
| 7 Dimensions..... | 29 |
| 7.1 Obtaining package dimensions..... | 29 |
| 8 Pinout..... | 30 |
| 8.1 Signal multiplexing and pin assignments..... | 30 |
| 8.2 Device pin assignment..... | 31 |
| 9 Revision history..... | 34 |

4 Ratings

4.1 Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|-----------|-------------------------------|------|------|------|-------------------|
| T_{STG} | Storage temperature | -55 | 150 | °C | 1 |
| T_{SDR} | Solder temperature, lead-free | — | 260 | °C | 2 |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.2 Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------------------|
| MSL | Moisture sensitivity level | — | 3 | — | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.3 ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|-----------|---|-------|-------|------|-------------------|
| V_{HBM} | Electrostatic discharge voltage, human body model | -6000 | +6000 | V | 1 |
| V_{CDM} | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| I_{LAT} | Latch-up current at ambient temperature of 105°C | -100 | +100 | mA | |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.

4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.




Figure 3. Typical I_{OH} Vs. $V_{DD}-V_{OH}$ (high drive strength) ($V_{DD} = 5$ V)




Figure 4. Typical I_{OH} Vs. $V_{DD}-V_{OH}$ (high drive strength) ($V_{DD} = 3$ V)




Figure 5. Typical I_{OL} Vs. V_{OL} (standard drive strength) ($V_{DD} = 5$ V)




Figure 6. Typical I_{OL} Vs. V_{OL} (standard drive strength) ($V_{DD} = 3$ V)




Figure 7. Typical I_{OL} Vs. V_{OL} (high drive strength) ($V_{DD} = 5\text{ V}$)




Figure 8. Typical I_{OL} Vs. V_{OL} (high drive strength) ($V_{DD} = 3\text{ V}$)

5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Table 4. Supply current characteristics

| Num | C | Parameter | Symbol | Bus Freq | V _{DD} (V) | Typical ¹ | Max | Unit | Temp |
|-----|---|--|-------------------|----------|---------------------|----------------------|------|------|---------------|
| 1 | C | Run supply current FEI mode, all modules on; run from flash | RI _{DD} | 20 MHz | 5 | 7.60 | — | mA | -40 to 105 °C |
| | C | | | 10 MHz | | 4.65 | — | | |
| | C | | | 1 MHz | | 1.90 | — | | |
| | C | | | 20 MHz | 3 | 7.05 | — | | |
| | C | | | 10 MHz | | 4.40 | — | | |
| | C | | | 1 MHz | | 1.85 | — | | |
| 2 | C | Run supply current FBE mode, all modules off & gated; run from flash | RI _{DD} | 20 MHz | 5 | 5.88 | — | mA | -40 to 105 °C |
| | C | | | 10 MHz | | 3.70 | — | | |
| | C | | | 1 MHz | | 1.85 | — | | |
| | C | | | 20 MHz | 3 | 5.35 | — | | |
| | C | | | 10 MHz | | 3.42 | — | | |
| | C | | | 1 MHz | | 1.80 | — | | |
| 3 | P | Run supply current FBE mode, all modules on; run from RAM | RI _{DD} | 20 MHz | 5 | 10.9 | 14.0 | mA | -40 to 105 °C |
| | C | | | 10 MHz | | 6.10 | — | | |
| | C | | | 1 MHz | | 1.69 | — | | |
| | P | | | 20 MHz | 3 | 8.18 | — | | |
| | C | | | 10 MHz | | 5.14 | — | | |
| | C | | | 1 MHz | | 1.44 | — | | |
| 4 | P | Run supply current FBE mode, all modules off & gated; run from RAM | RI _{DD} | 20 MHz | 5 | 8.50 | 13.0 | mA | -40 to 105 °C |
| | C | | | 10 MHz | | 5.07 | — | | |
| | C | | | 1 MHz | | 1.59 | — | | |
| | P | | | 20 MHz | 3 | 6.11 | — | | |
| | C | | | 10 MHz | | 4.10 | — | | |
| | C | | | 1 MHz | | 1.34 | — | | |
| 5 | P | Wait mode current FEI mode, all modules on | WI _{DD} | 20 MHz | 5 | 5.95 | — | mA | -40 to 105 °C |
| | C | | | 10 MHz | | 3.50 | — | | |
| | C | | | 1 MHz | | 1.24 | — | | |
| | P | | | 20 MHz | 3 | 5.45 | — | | |
| | C | | | 10 MHz | | 3.25 | — | | |
| | C | | | 1 MHz | | 1.20 | — | | |
| 6 | C | Stop3 mode supply current no clocks active (except 1kHz LPO clock) ^{2, 3} | S3I _{DD} | — | 5 | 4.6 | — | µA | -40 to 105 °C |
| | C | | | — | 3 | 4.5 | — | | -40 to 105 °C |
| 7 | C | ADC adder to stop3 | — | — | 5 | 40 | — | µA | -40 to 105 °C |

Table continues on the next page...

5.2 Switching specifications

5.2.1 Control timing

Table 6. Control timing

| Num | C | Rating | | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|--|--------------------------------|--------------|----------------------|----------------------|-----|------|
| 1 | P | Bus frequency ($t_{cyc} = 1/f_{Bus}$) | | f_{Bus} | DC | — | 20 | MHz |
| 2 | C | Internal low power oscillator frequency | | f_{LPO} | — | 1.0 | — | KHz |
| 3 | D | External reset pulse width ² | | t_{extrst} | $1.5 \times t_{cyc}$ | — | — | ns |
| 4 | D | Reset low drive | | t_{rstdrv} | $34 \times t_{cyc}$ | — | — | ns |
| 5 | D | BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes | | t_{MSSU} | 500 | — | — | ns |
| 6 | D | BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³ | | t_{MSH} | 100 | — | — | ns |
| 7 | D | IRQ pulse width | Asynchronous path ² | t_{ILIH} | 100 | — | — | ns |
| | D | | Synchronous path ⁴ | t_{IHIL} | $1.5 \times t_{cyc}$ | — | — | ns |
| 8 | D | Keyboard interrupt pulse width | Asynchronous path ² | t_{ILIH} | 100 | — | — | ns |
| | D | | Synchronous path | t_{IHIL} | $1.5 \times t_{cyc}$ | — | — | ns |
| 9 | C | Port rise and fall time - standard drive strength (load = 50 pF) ⁵ | — | t_{Rise} | — | 10.2 | — | ns |
| | C | | | t_{Fall} | — | 9.5 | — | ns |
| | C | Port rise and fall time - high drive strength (load = 50 pF) ⁵ | — | t_{Rise} | — | 5.4 | — | ns |
| | C | | | t_{Fall} | — | 4.6 | — | ns |

1. Typical values are based on characterization data at $V_{DD} = 5.0$ V, 25 °C unless otherwise stated.
2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD} .
4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
5. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 105 °C.




Figure 9. Reset timing




Figure 10. IRQ/KBIPx timing

5.2.2 Debug trace timing specifications

Table 7. Debug trace operating behaviors

| Symbol | Description | Min. | Max. | Unit |
|------------------|--------------------------|------|---------------------|------|
| t_{cyc} | Clock period | | Frequency dependent | MHz |
| t_{wl} | Low pulse width | 2 | — | ns |
| t_{wh} | High pulse width | 2 | — | ns |
| t_r | Clock and data rise time | — | 3 | ns |
| t_f | Clock and data fall time | — | 3 | ns |
| t_s | Data setup | 3 | — | ns |
| t_h | Data hold | 2 | — | ns |




Figure 11. TRACE_CLKOUT specifications




Figure 12. Trace data specifications

5.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 8. FTM input timing

| No. | C | Function | Symbol | Min | Max | Unit |
|-----|---|---------------------------|------------|-----|-------------|-----------|
| 1 | D | External clock frequency | f_{TCLK} | 0 | $f_{Bus}/4$ | Hz |
| 2 | D | External clock period | t_{TCLK} | 4 | — | t_{cyc} |
| 3 | D | External clock high time | t_{clkh} | 1.5 | — | t_{cyc} |
| 4 | D | External clock low time | t_{clkl} | 1.5 | — | t_{cyc} |
| 5 | D | Input capture pulse width | t_{ICPW} | 1.5 | — | t_{cyc} |




Figure 13. Timer external clock




Figure 14. Timer input capture pulse

**Table 10. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)
(continued)**

| Num | C | Characteristic | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|--|---------------------|-----|----------------------|-----|--------------------|
| 13 | C | Long term jitter of DCO output clock (averaged over 2 ms interval) ⁸ | C_{Jitter} | — | 0.02 | 0.2 | % f_{dco} |

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
3. See crystal or resonator manufacturer's recommendation.
4. Load capacitors (C_1, C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
5. This parameter is characterized and not tested on each device.
6. Proper PC board layout procedures must be followed to achieve specifications.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 15. Typical crystal or resonator circuit

6.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

Table 11. Flash characteristics

| C | Characteristic | Symbol | Min ¹ | Typical ² | Max ³ | Unit ⁴ |
|---|---|-------------------------|------------------|----------------------|------------------|-------------------|
| D | Supply voltage for program/erase -40 °C to 105 °C | $V_{\text{prog/erase}}$ | 2.7 | — | 5.5 | V |
| D | Supply voltage for read operation | V_{Read} | 2.7 | — | 5.5 | V |

Table continues on the next page...

6.3 Analog

6.3.1 ADC characteristics

Table 12. 5 V 12-bit ADC operating conditions

| Characteristic | Conditions | Symb | Min | Typ ¹ | Max | Unit | Comment |
|--------------------------------|--|-------------------|-------------------|------------------|-------------------|------|-----------------|
| Supply voltage | Absolute | V _{DDA} | 2.7 | — | 5.5 | V | — |
| | Delta to V _{DD} (V _{DD} -V _{DDAD}) | ΔV _{DDA} | -100 | 0 | +100 | mV | |
| Ground voltage | Delta to V _{SS} (V _{SS} -V _{SSA}) ² | ΔV _{SSA} | -100 | 0 | +100 | mV | |
| Input voltage | | V _{ADIN} | V _{REFL} | — | V _{REFH} | V | |
| Input capacitance | | C _{ADIN} | — | 4.5 | 5.5 | pF | |
| Input resistance | | R _{ADIN} | — | 3 | 5 | kΩ | — |
| Analog source resistance | 12-bit mode • f _{ADCK} > 4 MHz • f _{ADCK} < 4 MHz | R _{AS} | — | — | 2 | kΩ | External to MCU |
| | — | | — | — | 5 | | |
| | 10-bit mode • f _{ADCK} > 4 MHz • f _{ADCK} < 4 MHz | | — | — | 5 | | |
| | — | | — | — | 10 | | |
| | 8-bit mode (all valid f _{ADCK}) | | — | — | 10 | | |
| ADC conversion clock frequency | High speed (ADLPC=0) | f _{ADCK} | 0.4 | — | 8.0 | MHz | — |
| | Low power (ADLPC=1) | | 0.4 | — | 4.0 | | |

1. Typical values assume V_{DDA} = 5.0 V, Temp = 25°C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.




Figure 16. ADC input impedance equivalency diagram

Table 13. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

| Characteristic | Conditions | C | Symb | Min | Typ ¹ | Max | Unit |
|---|-------------------------|---|--------------------|-----|------------------|-----|------|
| Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1 | | T | I _{DDA} | — | 133 | — | µA |
| Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1 | | T | I _{DDA} | — | 218 | — | µA |
| Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1 | | T | I _{DDA} | — | 327 | — | µA |
| Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1 | | T | I _{DDAD} | — | 582 | 990 | µA |
| Supply current | Stop, reset, module off | T | I _{DDA} | — | 0.011 | 1 | µA |
| ADC asynchronous clock source | High speed (ADLPC = 0) | P | f _{ADACK} | 2 | 3.3 | 5 | MHz |

Table continues on the next page...


Table 13. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

| Characteristic | Conditions | C | Symb | Min | Typ ¹ | Max | Unit |
|---|---------------------------|---|--------------|-------------------|------------------|------------|------------------|
| | Low power (ADLPC = 1) | | | 1.25 | 2 | 3.3 | |
| Conversion time (including sample time) | Short sample (ADLSMP = 0) | T | t_{ADC} | — | 20 | — | ADCK cycles |
| | Long sample (ADLSMP = 1) | | | — | 40 | — | |
| Sample time | Short sample (ADLSMP = 0) | T | t_{ADS} | — | 3.5 | — | ADCK cycles |
| | Long sample (ADLSMP = 1) | | | — | 23.5 | — | |
| Total unadjusted Error ² | 12-bit mode | T | E_{TUE} | — | ± 5.0 | — | LSB ³ |
| | 10-bit mode | P | | — | ± 1.5 | ± 2.0 | |
| | 8-bit mode | P | | — | ± 0.7 | ± 1.0 | |
| Differential Non-Linearity | 12-bit mode | T | DNL | — | ± 1.0 | — | LSB ³ |
| | 10-bit mode ⁴ | P | | — | ± 0.25 | ± 0.5 | |
| | 8-bit mode ⁴ | P | | — | ± 0.15 | ± 0.25 | |
| Integral Non-Linearity | 12-bit mode | T | INL | — | ± 1.0 | — | LSB ³ |
| | 10-bit mode | T | | — | ± 0.3 | ± 0.5 | |
| | 8-bit mode | T | | — | ± 0.15 | ± 0.25 | |
| Zero-scale error ⁵ | 12-bit mode | C | E_{ZS} | — | ± 2.0 | — | LSB ³ |
| | 10-bit mode | P | | — | ± 0.25 | ± 1.0 | |
| | 8-bit mode | P | | — | ± 0.65 | ± 1.0 | |
| Full-scale error ⁶ | 12-bit mode | T | E_{FS} | — | ± 2.5 | — | LSB ³ |
| | 10-bit mode | T | | — | ± 0.5 | ± 1.0 | |
| | 8-bit mode | T | | — | ± 0.5 | ± 1.0 | |
| Quantization error | ≤ 12 bit modes | D | E_Q | — | — | ± 0.5 | LSB ³ |
| Input leakage error ⁷ | all modes | D | E_{IL} | $I_{In} * R_{AS}$ | | | mV |
| Temp sensor slope | -40°C– 25°C | D | m | — | 3.266 | — | mV/°C |
| | 25°C– 125°C | | | — | 3.638 | — | |
| Temp sensor voltage | 25°C | D | V_{TEMP25} | — | 1.396 | — | V |

1. Typical values assume $V_{DDA} = 5.0$ V, Temp = 25°C, $f_{ADCK}=1.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. Includes quantization.
3. 1 LSB = $(V_{REFH} - V_{REFL})/2^N$
4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
5. $V_{ADIN} = V_{SSA}$
6. $V_{ADIN} = V_{DDA}$
7. I_{In} = leakage current (refer to DC characteristics)


Table 15. SPI master mode timing (continued)

| Nu. m. | Symbol | Description | Min. | Max. | Unit | Comment |
|-----------|----------|------------------|------|------|------|---------|
| | t_{FI} | Fall time input | | | | |
| 11 | t_{RO} | Rise time output | — | 25 | ns | — |
| | t_{FO} | Fall time output | | | | |



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 17. SPI master mode timing (CPHA=0)

1. If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)




Figure 20. SPI slave mode timing (CPHA=1)

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|--|-------------------------------|
| 16-pin TSSOP | 98ASH70247A |
| 20-pin SOIC | 98ASB42343B |
| 20-pin TSSOP | 98ASH70169A |
| 32-pin LQFP | 98ASH70029A |
| 44-pin LQFP | 98ASS23225W |

Table 17. Pin availability by package pin-count (continued)


| Pin Number | | | | Lowest Priority <--> Highest | | | | |
|------------|---------|----------|----------|------------------------------|--------|---------|-------|-------|
| 44-LQFP | 32-LQFP | 20-TSSOP | 16-TSSOP | Port Pin | Alt 1 | Alt 2 | Alt 3 | Alt 4 |
| 29 | — | — | — | PTD4 | — | — | — | — |
| 30 | 21 | — | — | PTD3 | — | — | — | — |
| 31 | 22 | — | — | PTD2 | — | — | — | — |
| 32 | 23 | 17 | 13 | PTA3 ² | KBI0P3 | TXD0 | SCL | — |
| 33 | 24 | 18 | 14 | PTA2 ² | KBI0P2 | RXD0 | SDA | — |
| 34 | 25 | 19 | 15 | PTA1 | KBI0P1 | FTM0CH1 | ACMP1 | ADP1 |
| 35 | 26 | 20 | 16 | PTA0 | KBI0P0 | FTM0CH0 | ACMP0 | ADP0 |
| 36 | 27 | — | — | PTC7 | — | TxD1 | — | — |
| 37 | 28 | — | — | PTC6 | — | RxD1 | — | — |
| 38 | — | — | — | PTE2 | — | MISO0 | — | — |
| 39 | — | — | — | PTE1 | — | MOSI0 | — | — |
| 40 | — | — | — | PTE0 | — | SPSCK0 | — | — |
| 41 | 29 | — | — | PTC5 | — | FTM0CH1 | — | — |
| 42 | 30 | — | — | PTC4 | — | FTM0CH0 | — | — |
| 43 | 31 | 1 | 1 | PTA5 | IRQ | TCLK0 | — | RESET |
| 44 | 32 | 2 | 2 | PTA4 | — | ACMPO | BKGD | MS |

1. This is a high current drive pin when operated as output.
2. This is a true open-drain pin when operated as output.

Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.


8.2 Device pin assignment



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins
2. True open drain pins


Figure 21. MC9S08PA16 44-pin LQFP package



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins
2. True open drain pins

Figure 22. MC9S08PA16 32-pin LQFP package



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins
2. True open drain pins

Figure 23. MC9S08PA16 20-pin SOIC and TSSOP package

How to Reach Us:

Home Page:
freescale.com

Web Support:
freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

“Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. All rights reserved.

© 2011-2015 Freescale Semiconductor, Inc.